INJECTION-LOCKING TECHNIQUES FOR MULTI-CHANNEL ENERGY EFFICIENT TRANSMITTER by TENG KOK HIN





A THESIS SUBMITTED FOR THE DEGREE OF
DOCTOR OF PHILOSOPHY
DEPARTMENT OF ELECTRICAL AND
COMPUTER ENGINEERING
NATIONAL UNIVERSITY OF SINGAPORE
2016
DECLARATION
I hereby declare that this thesis is my original work
and it has been written by me in its entirety. I have
duly acknowledged all the sources of information
which have been used in the thesis.
This thesis has also not been submitted for any degree




I would like to express my most sincere gratitude and appreciation to the
following people who have taught, advised, and supported me throughout my
research and study years at the National University of Singapore. Without them,
my Ph.D. journey might not be so enjoyable, energetic, and entertaining.
First of all, I would like to thank my advisor Professor Heng Chun Huat
for his continuous advice, support, and help over the years on my research and
projects involved. I learned so much from his technical expertise, IC design
skills, problem-solving skills, thinking style, and communication skills. He has
given me freedom to conduct and enjoy my research, yet, guided me towards
the right direction with his experience and knowledge in IC design. He has been
a great source of ideas and knowledge.
My thesis committee, Professor Massimo Bruno Alioto, and Professor Guo
Yong Xin, offer many valuable comments that deepened my understanding on
my research during qualiﬁcation exams. Professor Yang Zhi currently working
at the University of Minnesota, who opened an opportunity for me to involve
in wireless neural signal processing IC project, always shared many of his life,
study, and working experience. I worked a few months with his research group
at the beginning of this study, which allowed me to learn from and interact
ii
with his students; among them Mr. Wu Tong and Dr. Zhao Wenfeng. I thank
Professor Xu Yong-Ping on teaching digital circuit design techniques and ad-
vanced design in an analog-to-digital converter (ADC) during two modules lec-
ture classes. Professor Arthur Tay offered an opportunity for me to be involved
in the outreach programs and workshops, had enhanced my teaching skills and
expanded my social network.
I would like to thank National Research Foundation of Singapore for the
grant given to support my research work. Mediatek Inc. (Singapore) offered
chip fabrication of UMC 65nm process technology for my ﬁrst project, had
given an opportunity for me to explore on advanced CMOS technology. Dr.
Tan Khen Sang, who is a Mediatek’s senior adviser offers comments related
to technical issues during Mediatek design review session, had guided me to
improve my design skills. One of my admire labmates, Dr. Liu Xiayun, has
guided me on Cadence environment set up for UMC 65nm, simulation of the
top-down digital design ﬂow, and designed PCB ﬂow for my ﬁrst project test
chip during the beginning of my research. I also would like to thank Dr. Zhao
Wenfeng and Dr. Wang Lei for digital synthesis and chip layout assistance on
my ﬁrst project.
I would like to thank other project members involved; Dr. Liu Xiayun, Mr.
Wu Tong, Dr. Wang Lei, Dr. Li Yongfu, Dr. Zhang Xiaoyang, Dr. Zhou Lian-
hong, and Mr. Luo Xuyuan. Without their hard work, the projects might not be
able to meet the fabrication deadline. Dr. Chua Dingjuan lent me her ear and
was a constant support whenever I needed her guidance. I also would like to
thank all the members of Bioelectronics Lab for providing a friendly and inter-
active working environment. Our lab ofﬁcers, Ms. Zheng Huan Qun and Mr.
iii
Teo Seow Miang always offer help on EDA tools, Linux servers related issues,
and items purchased orders, enable me to focus on my research thoroughly. I al-
so appreciate IEEE Singapore Solid-State Circuits Chapter on providing various
valuable IC design related short courses over the years, which has broadened my
knowledge on circuit design techniques.







List of Tables xi
List of Figures xii
List of Symbols and Abbreviations xviii
1 Introduction 1
1.1 Background . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
1.1.1 Polar-Based TX . . . . . . . . . . . . . . . . . . . . . . 5
1.1.2 Phase-MUX-Based TX . . . . . . . . . . . . . . . . . . 6
1.1.3 DCO-Based TX . . . . . . . . . . . . . . . . . . . . . . 7
1.1.4 Injection-Locked-Based TX . . . . . . . . . . . . . . . 8
1.2 Motivation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
1.3 Research Contributions . . . . . . . . . . . . . . . . . . . . . . 9
1.4 Organization of Thesis . . . . . . . . . . . . . . . . . . . . . . 11
v
2 Analysis of Subharmonic Injection-Locked Ring Oscillator 13
2.1 Ring Oscillator . . . . . . . . . . . . . . . . . . . . . . . . . . 17
2.2 Ring Oscillator Phase Noise . . . . . . . . . . . . . . . . . . . 19
2.3 Periodic Short Pulse for Injection-Locked Ring Oscillator . . . . 21
2.4 Model of Subharmonic ILRO . . . . . . . . . . . . . . . . . . . 24
2.5 Injection Locking Range . . . . . . . . . . . . . . . . . . . . . 27
2.6 Subharmonic ILRO Phase Noise Model . . . . . . . . . . . . . 29
2.7 Chapter Summary . . . . . . . . . . . . . . . . . . . . . . . . . 31
3 A BFSK/QPSK Transmitter Based on Sequential Injection Locking
for Wireless Neural Signal Processing IC 32
3.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
3.2 System Consideration . . . . . . . . . . . . . . . . . . . . . . . 36
3.2.1 Neural Signal Processing Algorithms . . . . . . . . . . 36
3.2.2 Frequency selection and Modulation . . . . . . . . . . . 37
3.2.3 Data-Rate Requirement . . . . . . . . . . . . . . . . . . 37
3.3 Wireless Neural Signal Processing Architecture . . . . . . . . . 38
3.4 Functional Blocks and ASIC Implementation . . . . . . . . . . 40
3.4.1 Neural Signal Processor . . . . . . . . . . . . . . . . . 40
3.4.2 Injection-Locked Architecture . . . . . . . . . . . . . . 42
3.4.3 Crystal Oscillator . . . . . . . . . . . . . . . . . . . . . 45
3.4.4 Data Modulation . . . . . . . . . . . . . . . . . . . . . 48
3.4.5 Digital PA . . . . . . . . . . . . . . . . . . . . . . . . . 49
3.4.6 Forward Error Correction . . . . . . . . . . . . . . . . 51
3.5 Design Consideration of the Proposed TX . . . . . . . . . . . . 51
3.5.1 Phase Noise of Carrier Signal . . . . . . . . . . . . . . 53
vi
3.5.2 Quadrature Phase Mismatch . . . . . . . . . . . . . . . 53
3.5.3 Nonlinearity of Digital PA . . . . . . . . . . . . . . . . 54
3.5.4 Channel Spacing Consideration . . . . . . . . . . . . . 56
3.6 Measurement Results . . . . . . . . . . . . . . . . . . . . . . . 57
3.7 Chapter Summary . . . . . . . . . . . . . . . . . . . . . . . . . 65
4 AMulti-Channel BFSK/QPSK Transmitter Using Injection-Locked
Fractional-N Synthesizer 67
4.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67
4.2 Concept of ΔΣ-Based Injection Locking with Phase Interpolation 70
4.2.1 ΔΣ-Based Injection Locking . . . . . . . . . . . . . . . 70
4.2.2 Phase Interpolation . . . . . . . . . . . . . . . . . . . . 74
4.3 System Architecture . . . . . . . . . . . . . . . . . . . . . . . . 75
4.3.1 Modulations . . . . . . . . . . . . . . . . . . . . . . . 77
4.3.2 Duty Cycling . . . . . . . . . . . . . . . . . . . . . . . 78
4.4 Building Blocks . . . . . . . . . . . . . . . . . . . . . . . . . . 80
4.4.1 Fractionally Injection-Locked Synthesizer Architecture . 80
4.4.2 Ring Oscillator Delay Cell . . . . . . . . . . . . . . . . 83
4.4.3 Phase Interpolator . . . . . . . . . . . . . . . . . . . . 84
4.4.4 Time Calibration for PI . . . . . . . . . . . . . . . . . . 85
4.4.5 Other Blocks . . . . . . . . . . . . . . . . . . . . . . . 88
4.5 Noise Analysis of the Proposed TX . . . . . . . . . . . . . . . . 89
4.5.1 Phase Noise Modeling for the Proposed TX . . . . . . . 90
4.5.2 Design consideration on phase noise for injection locking 93
4.5.3 Effect of delay mismatch on the phase noise and EVM . 94
4.6 Measurement Results . . . . . . . . . . . . . . . . . . . . . . . 99
vii





The recent development of wireless wearable/implantable medical devices,
such as wireless ECG and multi-channel neural recording IC, has spurred the
need for multi-channel, energy efﬁcient transmitter with high data rate trans-
mission. In this thesis, two projects have been implemented and chip fabricated
with various ultra-low-power modulation techniques for the multi-channel ener-
gy efﬁcient TX. Two injection locking concepts have been adopted and proposed
which made a signiﬁcant impact on the state-of-the-art TX design.
For the ﬁrst project, an 8-channel wireless neural signal processing IC,
which can perform real-time spike detection, alignment, and feature extrac-
tion, and wireless data transmission is proposed. A reconﬁgurable BFSK/QPSK
transmitter (TX) at MICS/MedRadio band is incorporated to support different
data rate requirement. By using Exponential Component-Polynomial Compo-
nent (EC-PC) spike processing unit with incremental principal component anal-
ysis (IPCA) engine, detection of neural spikes with poor SNR is possible while
achieving 625× data reduction. In TX, dual channels at 401 MHz and 403.8
MHz are supported by applying ﬁxed injection and sequential injection locking
techniques while attaining phase noise of -102 dBc/Hz at 100 kHz offset. The
measured EVM of 4.60%/9.55% with PA output power of -15 dBm is achieved
ix
for QPSK at 8 Mbps and BFSK at 12.5 kbps. The design fabricated in 65 nm
CMOS with an active area of 1 mm2, consumes a total current of 5∼5.6 mA
with a maximum energy efﬁciency of 0.7 nJ/b.
For the second project, a 401-428 MHz BFSK/QPSK TX with two types
of fractional-injection locking technique for multi-channel transmission capa-
bilities is presented. A ΔΣ-based injection-locked ring oscillator (ILRO) is pro-
posed for BFSK modulation with a tunable frequency resolution of 1.3 kHz. As
QPSK modulation targets at tens of Mbps with a bandwidth of a few MHz, a
coarse fractional-N operation with better phase noise is preferred, which leads
to the sequential injection locking (SIL) technique. Without suffering from the
noise-shaping of the ΔΣ modulator, the SIL method is more than 20 dB better
than that of ΔΣ-based injection locking at the high offset frequency. The TX
achieves 550 kbps for BFSK and 11 Mbps for band-shaped QPSK with EVM of
4.4% and 4.9% respectively. It also achieves a settling time of fewer than 0.8 μs.
The TX fabricated in 130 nm CMOS technology, performs energy efﬁciency of
370 pJ/bit while delivering -13 dBm of output power with 1.0 V supply.
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Fig. 1.1: Global medical sensors market size by region (USD billion).
With the advance in modern technology especially in silicon process, it
is possible to come out with a low-cost solution for prevention-oriented chronic
disease monitoring due to the aging population. Diseases such as cardiovascular,
hypertension and diabetes can beneﬁt from continuous vital signs monitoring.
Physiological signals like blood pressure, body temperature, electrocardiogram












Fig. 1.2: Overview system diagram for the biomedical applications of wireless wear-
able/implantable sensors.
through various miniature sensors integrated within a wearable or implantable
device.
A forecast on the medical sensors market size for North America, Europe,
Asia-Paciﬁc, and the rest of the world (RoW) is illustrated in Fig. 1.1 [1]. An
increasing demand for biomedical sensors is expected, fueled by an advance
in technology which results in wearable or implantable devices that are more
energy efﬁcient, compact and user-friendly.










Digital AFE Others RF
Fig. 1.3: Power-break-down for the wearable cardiac monitoring system.
The system overview diagram for various wireless biomedical wearable/implantable
devices is illustrated in Fig. 1.2. Various physiological signals can be continu-
ously recorded through medical sensors. The processed data/raw data can then
be wirelessly transmitted. Compare to conventional tether connection method;
it has reduced the restriction on movement and improved signal quality by min-
imizing the signal distortion due to wires connection. The transmitted data can
be received and collected through hand-held devices to analyze and monitor the
user’s health condition.
An ultra-low-power feature is necessary for wearable/implantable medical
device to avoid large battery size, and frequent charging to prolong the battery
lifespan. Fig. 1.3 shows one of the examples of power break down for a medical
3
Table 1.1: Performance Comparison of Existing Commercial Wireless Biotelemetry
Analog
Devices Nordic TI Microsemi AXSEM
ADF7021 nRF9E5 CC1201 ZL70102 AX5042
Frequency band
(MHz) 431-475 433 410-475 402-405 400-470
274-317 433-434




-16/13 -10/10 -12/16 -30/-1 -10/10
Modulation 2/3/4-FSK GFSK 2/4-FSK 2/4-FSK ASK
MSK 2/4-GFSK 2-FSK-FB PSK
MSK
OOK
TX power (mW) 31.1 17.1 70 10.1 82.8
Pout (dBm) 0 -10 10 -16 10
Tx energy eff.
(nJ/bit) 948 342 70 13 138
device - cardiac monitoring system [2]. It can be realized that more than 68%
of the SoC power consumption is due to the RF design. To further reduce the
power consumption of the overall system, the most efﬁcient way is to develop
a better energy efﬁcient RF blocks. Also, most of the biomedical applications,
for instance, wireless capsule endoscopy, and neural recording system require
at least a few Mb/s data rate transmission within the FCC allocated band with
limited bandwidth. This demand an innovative transmitter (TX) architecture to
attain both energy and spectral efﬁciency.
Table 1.1 shows the performance comparison of the existing commercial
wireless biotelemetry chips. It can be observed from the table that the power
consumption of the TX is more than ten mW. It is partly due to the local os-
cillator design where phase locked loop (PLL) architecture is employed. Also,
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among all the commercial products in the table, the highest data transmission
of 1 Mbps is hardly sufﬁcient for some speciﬁc biomedical applications such as
wireless endoscopy or neural recording. Various TX architectures catered for
biomedical applications have been reported recently with high energy efﬁcien-








Fig. 1.4: Simpliﬁed polar-based TX architecture.
Polar TXwhich decouples the amplitude modulation (AM) and phase mod-
ulation (PM) is a popular choice to achieve complex QAM modulation with
good energy efﬁciency. PM is achieved by directly modulating the fractional
PLL whereas the AM is achieved by directly modulating the PA power supply.
This architecture helps improve the PA efﬁciency. However, it requires larger
bandwidth than quadrature modulation during the quadrature to polar conver-
sion. Also, to support wide modulation bandwidth, 2-point modulation is usu-
ally adopted for the fractional PLL, which requires careful calibration to match
the lowpass and highpass section of the PLL. The synchronization between the
5
AM and PM path also needs to be considered to minimize the distortion and
improve the EVM. All of these considerations complicate the TX design and




Fig. 1.5: Simpliﬁed phase MUX-based TX architecture.
Phase-MUX-based TX architecture for either FSK or O-QPSK digital mod-
ulation is illustrated in Fig. 1.5 [3, 4]. By using integer-N PLL operating at
two times carrier frequency, four quadrature phases can be obtained through the
divide-by-2 block. To perform FSK modulation, a phase rotator which consists
of phase MUX, together with ΔΣ modulator is employed to randomly select the
phases such that on average it can achieve the desired frequency with ﬁne res-
olution. By changing the input FCW of ΔΣ modulator, the average frequency
can be tunable to the desired value. For O-QPSK modulation, the input data
will directly select the respective phase through phase-MUX. This architecture
has simpliﬁed the modulation implementation while achieving high data rate
transmission. However, higher power penalty is expected due to twice faster
the operating frequency of the PLL, the additional divider, and the phase MUX
6
blocks. Also, given the sub-GHz carrier frequency for the medical device, larger
inductor size needs to be used which incur area penalty.
1.1.3 DCO-Based TX
287
Fig. 1.6: Free-running DCO-based TX architecture.
Fig. 1.6 shows the free-running digital-controlled-oscillator (DCO) TX
architecture for FSK modulation [5–7]. Multiple unit load capacitors are con-
nected to the DCO output node through programmable switches. By digitally
changing the load capacitance value, various frequencies can be achieved. This
architecture provides a simpliﬁed design for multi-channel data transmission
and achieves very low power consumption in operation.
As the architecture is a fundamentally open-loop, its noise performance
is much worst than those PLL based TX. Hence, wider frequency deviation is
needed for FSK modulation to ensure good SNR, which deteriorates the spectral
efﬁciency. The resulting phase noise might not be good enough for PSK mod-
ulation as well. Also, to cater for process, voltage and temperature variation




Fig. 1.7: Simpliﬁed injection-locked ring oscillator-based TX architecture.
Recently, by adopting a subharmonic injection locking mechanism to re-
place a conventional power-hungry PLL, a few papers related to energy efﬁcient
PSK/QAM modulation TX have been reported [8, 9]. A simpliﬁed injection-
locked ring oscillator (ILRO) TX architecture is shown in Fig. 1.7. By using
ring oscillator (RO), multiple phases can be obtained without any need for cal-
ibration. Due to the characteristic of injection locking, good RO phase noise
can be obtained provided low noise reference signal is used. This behavior en-
sures great EVM for PSK or QAM modulation. In addition, its fast locking
characteristic allows the efﬁciency use of duty-cycling for attaining low power
consumption. However, most reported injection locking TX is limited to single
channel transmission due to the ﬁxed multiple relationships between the inject-
ed reference and the ﬁnal RO output. In [10, 11], multi-channel support has
been proposed through the use of dual-injection. This, however, complicates
the design and requires additional off-chip inductors.
1.2 Motivation
Asmentioned earlier, low power wireless transmission is critical for biomed-
ical device targeting at continuous monitoring. From the review of existing
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works, injection locking TX exhibits good potential to achieve the objective al-
beit it suffers from limited frequency tunability. In this work, two different tech-
niques that enable the injection locking TX architecture to attain multi-channel
support are explored. In contrast to [10, 11], where the dual-injection is adopt-
ed, which requires additional DLL and complicates the design, the proposed
technique looking at randomizing the injection to achieve phase interpolation
directly. Also, it avoids the need of dual injections and external inductors.
In the ﬁrst method, the use of sequential injection locking is explored to
achieve coarse frequency tuning and demonstrates its application with neural
recording. In the second approach, the use of ΔΣ-based injection locking tech-
nique is studied and proposed. This method allows us to synthesize any frequen-
cy with a frequency resolution of 1.3 kHz. Both techniques retain the attractive
low power feature of injection locking while giving it the frequency tuning ca-
pability. As the phase noise characteristic of the both techniques is similar to
the subharmonic injection locking mechanism, the concepts of the subharmonic
injection-locked RO have been analyzed.
1.3 Research Contributions
In the ﬁrst project, with the collaboration work with Prof. Yang Zhi’s
group, the sequential injection-locked RO based TX has been implemented for
wireless neural signal processing IC. The neural signal processor is designed
by Mr. Wu Tong. A digital baseband with MAC layer has been designed and
implemented by Dr. Liu Xiayun so that it can perform handshaking with com-
pressed/raw neural data for transmission. In this project, Hamming (15,10) al-
gorithm has been studied and applied in ASIC as a functionality of forward
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error correction (FEC) to correct up to one error for every 10 bits data. The
sequential injection locking technique which initially used in clock multiplica-
tion has been adopted for TX to support dual-channel data transmission [12].
Also, a crystal frequency pulling technique has been utilized to perform BFSK
modulation [13]. This project successfully implemented a wireless neural signal
processing IC with up to 625× data reduction. In addition, the reconﬁgurable
TX can cater for either raw data or compressed data transmission.
The second project is related to wireless integrated medical sensors SoC
for health monitoring systems. A multi-channel TX with BFSK/QPSK modula-
tion has been performed. A new ΔΣ-based injection locking technique has been
proposed to achieve BFSK modulation and multi-channel support. Through this
technique, a ﬁne frequency resolution can be tunable for the desired injection-
locked frequency. On the other hand, the sequential injection locking technique
has been explored to support multi-channel transmission for QPSK modulation.
In addition, a time calibration technique is proposed to calibrate for phase in-
terpolation. In order to cover all process corners, 11-bit programmable current
source together with transistor digital-to-analog converter (DAC) are applied in
each delay cells of the phase interpolator.
The publications achieved to date are listed below:
[1] Kok-Hin Teng, and Chun-Huat Heng, “A 370 pJ/bMulti-Channel BFSK/QPSK
Transmitter Using Injection-Locked Fractional-N Synthesizer forWireless Bioteleme-
try Devices,” accepted for IEEE J. Solid-State Circuits.
[2] Kok-Hin Teng, Tong Wu, Xiayun Liu, Zhi Yang, and Chun-Huat Heng,
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“A 400MHz Wireless Neural Signal Processing IC with 625× on-Chip Data
Reduction and Reconﬁgurable BFSK/QPSK Transmitter Based on Sequential
Injection Locking,” accepted for IEEE Trans. Biomed. Circuits Syst.
[3] Kok-Hin Teng, Tong Wu, Xiayun Liu, Zhi Yang, and Chun-Huat Heng,
“A 400-MHz Wireless Neural Signal Processing IC with 625× on-Chip Data
Reduction and Reconﬁgurable BFSK/QPSK Transmitter Based on Sequential
Injection Locking,” In Proc. IEEE Asian Solid State Circuits Conf. (A-SSCC),
2015, pp. 1-4.
[4] Kok-Hin Teng, Tong Wu, Xiayun Liu, Zhi Yang, and Chun-Huat Heng, “A
400MHz Wireless Neural Signal Processing IC with On-chip Data Reduction
and Reconﬁgurable BFSK/QPSK Transmitter Based on Sequential Injection
Locking,” Student Research Preview, International Solid-State Circuits Con-
ference, February 2015.
[5] Xiayun Liu, Kok-Hin Teng, Chun-Huat Heng, Yuan, Gao, Wei-Da Toh,
San-Jeow Cheng, and Minkyu Je, “A 103 pJ/bit Multi-Channel Reconﬁgurable
GMSK/PSK/16-QAM Transmitter with Band-Shaping,” In Proc. IEEE Asian
Solid State Circuits Conf. (A-SSCC), 2014, pp. 269-272.
1.4 Organization of Thesis
The organization of this thesis is shown as follows:
Chapter 2 analyzes the subharmonic injection locking mechanism for ring
oscillator. The simpliﬁed model of the ring oscillator and its phase noise will
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be discussed. The mathematics model of injection pulse train, the model of
injection locking and the injection locking range will be explored.
Chapter 3 describes the details of ﬁrst project work. A BFSK/QPSK TX
based on sequential injection locking for wireless neural processing IC is pro-
posed. The system consideration, the key function blocks, the design consider-
ation, as well as the measurement results will be presented.
Chapter 4 shows the second project design where a multi-channel BF-
SK/QPSK TX using injection-locked fractional-N synthesizer is proposed. The
concept of ΔΣ-based injection locking with phase interpolation will be present-
ed, followed by the system architecture and fundamental building blocks. The
noise analysis of the proposed TX and the measurement results will be shown.





The injection locking phenomenon is ﬁrst realized by a Dutch scientist,
Christiaan Huygens in the 17th century through the pendulum clocks [14]. He
noticed that two different periodic swinging pendulum clocks on the same wall
become synchronized over time. The instantaneous amplitude and frequency of
an oscillator due to this phenomenon has been investigated by Adler in 1946
with the injection of an external signal into the oscillator of similar fundamental
frequency [15]. A few decades later, the study of the injection locking charac-
teristics of oscillators is further expanded by Razavi [16].
Injection locking has become a useful concept to be applied to some cir-
cuit designs which includes oscillators, frequency divider, quadrature generator,
clock recovery, and PLL. There are three scenarios for injection locking mech-
anisms; fundamental, superharmonic, and subharmonic injection locking. The
fundamental injection locking mechanism occurs when an external signal and
an oscillator have a fundamental frequency. It has been used for precise quadra-
ture generation and frequency-to-amplitude conversion in the receivers [6, 17].
The superharmonic injection locking mechanism mostly applies to frequency
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Fig. 2.1: Subharmonic injection-locked oscillator (a) Simpliﬁed circuit diagram. (b) A timing
diagram for perfect oscillator alignment.
divider where the injection signal frequency is multiple of the oscillator free-
running frequency [18].
For the subharmonic injection locking mechanism, a stream of short injec-
tion pulse is generated from a reference signal. It is then injected to an oscillator,
where the oscillator’s free-running frequency is multiple times that of the injec-
tion pulse. The simpliﬁed subharmonic injection-locked oscillator circuit and
the timing diagram of its operation are shown in Fig. 2.1. The pulse train signal
will be injected at the zero-crossing of the oscillator such that the performance
of the subharmonic injection-locked oscillator is optimized. This mechanism


















Fig. 2.2: (a) Simulation phase noise of reference signal, free-running ring oscillator signal, and
injection-locked ring oscillator output signal. (b) Timing diagram.
(FLL) is usually employed to ensure the oscillator’s free-running frequency is
within the locking range [19, 20]. Due to the large multiplication factors be-
tween the oscillator and the injection signal, a small frequency drift due to tem-
perature variation will increase the reference spurs and might even cause the
injection locking to fail. In this section, only the subharmonic injection locking
mechanism will be analyzed.
There are mainly two types of the oscillator for the subharmonic injec-
tion locking mechanism – LC oscillator and ring oscillator (RO). The injection-
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locked LC oscillators have been widely used for high-frequency clock multi-
plication and fast band switching applications like UWB and software-deﬁned
radio due to its advantages of low in-band phase noise and fast locking time
[21, 22]. With growing interest in wearable medical devices for healthcare
monitoring applications, the ILRO has been employed to perform an energy-
efﬁcient and a low phase noise local-oscillator [9–11, 13]. The local-oscillator
can be used in biomedical transceivers, which are operating in a sub-GHz band.
Unlike LC oscillator with its inherent bandpass characteristic due to the high-Q
resonator, RO usually exhibits poorer phase noise performance despite its small
area. With the injection locking mechanism together with a clean reference, the
RO can achieve lower close-in phase noise without a signiﬁcant power penalty.
The simulated phase noise of the reference signal, the RO’s free-running
output signal, and the ILRO output signal are shown in Fig. 2.2(a). The resulted
injection locking mechanism with a signiﬁcant improvement in phase noise can
be explained using the timing diagram in Fig. 2.2(b). Due to the alignment of
the RO output with the jitter-free reference signal, the jitter accumulated in the
free-running RO is clean-up during each periodic reference signal. The details
of the mathematics expression for the phase noise of the ILRO output signal will
be discussed in the following section. Some essential characteristics of the RO




  3 3










Fig. 2.3: (a) Linear model of a single-ended P-stage ring oscillator. (b) Inverter-based delay cell
with its small signal model.
In this section, a linear time invariant model is adopted to predict the RO
characteristic. This model is valid as long as the large-signal behavior of the in-
verters is close to their small-signal response and they operate in a quasi-linearly
manner. The output parasitic R and C will be derived by using the inverter-based
delay cell small signal model. In addition, the relationship between the RO’s
free-running frequency and RC will be highlighted. This information is useful
when designing RO.
Fig. 2.3(a) illustrates a single-ended P-stage RO, where P is an odd number.
Let deﬁne the transfer function of each stage as -Am/(1+s/ωo) and assume that






where Am is the gain and ωo is the 3-dB bandwidth of each stage. According
to the Barkhausen criteria for an oscillator with a negative feedback circuit, the
following conditions need to be met1.
∠H( jωosc) = π
|H( jωosc)| ≥ 1
(2.2)
Therefore, each stage has to be delayed in phase by π/P, and this will cause the





After substituting equations (2.2), (2.3) to (2.1), the minimum gain for each










Am gain and RC values can be obtained through a small signal analysis of the






R= ROUT ≈ 1gds1+gds2
C =COUT +CIN ≈Cbd1+Cbd2+CL+CIN
(2.5)
where CIN is (Cgs1 + Cgs2) of the subsequent inverter cell.
1The Barkhausen criteria is necessary but not sufﬁcient to ensure that the circuit is able to
oscillate.
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Fig. 2.4: Leeson electrical oscillator phase noise model.
RO phase noise is a random phase ﬂuctuation of a nominally periodic wave-
form due to jitter accumulation from the delay cells. It has been studied exten-
sively, but no single approach is sufﬁcient to give a complete insight into its
behavior. Understanding the noise behavior of RO is important as the RO might
be used as a voltage controlled oscillator in applications such as clock recovery,
frequency synthesizer, and local oscillator in wireless communication. The poor
phase noise might corrupt the signal and affect the performance of the designs.
The phase noise semi-empirical model has been predicted by Leeson using LTI
assumption as shown in Fig. 2.4, where it can be classiﬁed into three regions
with a corner frequency of Δω2 and Δω3. However, he is hardly able to explain
the phase noise of 1/f3 region. Until now, based on the recent publications, the
phase noise RO can be predicted mainly by two approaches: time-variant phase
response of RO proposed by Hajimiri/Lee [24] and uncertainty in propagation
delay of RO delay cells proposed by Abidi [25].
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LTV System Nonlinear System
Fig. 2.5: Hajimiri/Lee phase noise model.
The phase noise model proposed by Hajimiri/Lee is illustrated in Fig. 2.5.
The model requires periodic impulse sensitivity function (ISF) to be simulat-
ed to predict the amount of phase error shifted due to the input noise current
injected into the RO output node of interest, i(t). Through the experiment of
an impulse current injected to an oscillator, it shows that the oscillator’s output
phase change is a linear function of the disturbance injections. Therefore, IS-
F needs to be estimated for the transformation of noise disturbance into phase
disturbance of the oscillator. Then, the power spectral density of the RO output
voltage can be expressed through non-linear phase-to-voltage transformation.
By calculating short and long channel noise of MOS transistors, the phase noise
sideband power of the RO can be predicted [26]. However, this model involves
abstract formulation and might cause the physical interpretations to be biased
from reality.
Abidi predicts that the RO phase noise will cause uncertainty in propaga-
tion delay of the delay cells, and it might be due to a white noise and a ﬂicker
noise. For the white noise effect, the input noise current is assumed to be caus-
ing an additional random time delay to the RO delay cells. By using Wiener-
Khinchine theorem, the mean square value of the random variable propagation
delay can be calculated. After deriving the phase noise from the jitter in a math-
ematics model, the Wiener-Khinchine theorem can be applied to estimate the
RO phase noise. Due to the tail-current of the current-starved delay cells, the
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ﬂicker noise will affect the RO phase noise. It can be estimated by using the
narrowband FM expression.
Both methods conﬁrm that the white noise will lead to 1/f2 phase noise
region while the ﬂicker noise will affect 1/f3 phase noise proﬁle. In addition,
by increasing the number of stages in RO, it will only reduce the phase noise
proﬁle due to ﬂicker noise.








Fig. 2.6: Periodic short pulse in the time domain.
Although the relationship between periodic pulse width and injection strength
has been brieﬂy described in [27], a much detail explanation and mathematics
derivations will be shown here. In addition, the ﬁnal derivation result is matched
with the simulation result reported in [27].
A general equation for any periodic signal can be derived through Fourier
















Fig. 2.7: Linear Time Invariant ILO Model.
where n = 1, 2, 3, . . . is the harmonics of the periodic signal, a0 represents the
DC value of the time domain waveform, and cosine and sine wave represent real
and imaginary part of the frequency spectrum respectively. From Fig. 2.6, the
coefﬁcient of a0, an, and bn for periodic pulse wave can be derived as












By assuming a linear time-invariant system, the subharmonic ILRO can be
simpliﬁed and modeled as illustrated in Fig. 2.7 [29]. The RO output, Vro(t)
initially passes through a non-linear transconductance of the transistor and pro-






Vm cos(m×2πN fre f × t)
]
(2.8)
where Vm is the amplitude of the mth harmonic, and 2πNfre f is the free-running
frequency of the RO. The signals then mix with periodic pulse injection, Pin j(t)
and produce u(t) before being ﬁltered and ampliﬁed by the low-pass behavior
of the RO. The stream of pulse injection is generated by pulse generator using
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a clean reference signal, Vre f (t) with the frequency of fre f . The single balance
mixer is formed by the tail current source at one of the RO output node [29].
From equations (2.6) and (2.7), Pin j(t) is given as












cos(n×2π fre f × t) (2.9)
To produce the fundamental frequency of y(t) with N×fre f , the harmonic of
Pin j(t) at k×N×fre f has to be chosen, k = 2, 3, 4, . . . Since the amplitude de-
cays signiﬁcantly with the order harmonic for y(t) and Pin j(t), their higher order
harmonic multiplication that contributes to u(t) can be ignored.
u(t) = y(t)×Pin j(t)













cos(4Nπ fre f t)
]
(2.10)




× x,0< x< 0.5 (2.11)
By substituting equation (2.11) to (2.10), u(t) is given as
u(t)≈ AV1x
N





cos(2πN fre f t)× cos(4πN fre f t)
]
(2.12)
Therefore, from the equation (2.12), the maximum strength of the injection
pulse signal can be achieved when x = 0.25. For x further away from 0.25,
the injection strength decreases as shown in Fig. 2.8. This derivation result












Fig. 2.8: Injection strength versus x.








Fig. 2.9: Three-stage injection-locked ring oscillator.
ILRO is a frequency effect on a RO that can occur when the RO is disturbed
by an external short pulse train (Pin j) with its Nth harmonic closes to the RO’s
free-running frequency, where N is an integer. When the Nth harmonic ampli-
tude of the Pin j is large enough to couple to the RO, it will pull the RO frequency
such that the resulting output frequency will lock to its Nth harmonic frequency.
The main advantage of applying the injection locking technique is that without a
signiﬁcant power penalty, the resulting output signal achieves low in-band phase
noise of [Lin j + 20log(N)], where Lin j is the phase noise of the reference signal
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injected. Besides, the ILRO achieves faster settling time compare to PLL.
Fig. 2.9 shows a three-stage single-ended ILRO. The model can be ex-
tended to p-stage. The resistor (R) and capacitor (C) represent the RO’s output
resistance and capacitance as derived from equation (2.5). The NMOS transis-
tor (Sw) with its drain connects to one of the inverter output node (E1), and its
source connects to ground, represents the injection switching driven by the Pin j.
When the pulse is injected to the Sw’s gate for every periodic reference signal
(Tre f ), the Pin j induces a current at the Sw’s drain. The current will then couple
to the E1 node. This causes an additional phase shift (φex) to the signal at the E1
node such that the output frequency of the RO is aligned to that of Nth harmonic
of the Pin j. When the subharmonic ILRO is adapted in wireless wearable or
implantable biomedical devices as a synthesizer for carrier signal in the TX or
a local oscillator in the receiver, the FLL might not be needed to track the small
phase error drifted over time. It is because of the implant/on-body environment























Fig. 2.10: Subharmonic ILRO with N = 5. (a) Timing diagram for fosc < Nfre f (b) Bode plot
during phase realignment for fosc < Nfre f (c) Timing diagram for fosc > Nfre f (d) Bode plot
during phase realignment for fosc > Nfre f .
For example, assuming that there is no jitter issue involved, the timing di-
grams and Bode plots of the single-ended ILRO with p-stage for fosc < Nfre f
and fosc > Nfre f are illustrated in Fig. 2.10. The ILRO is locked to a 5th har-
monic of the Pin j. From the timing diagram, the RO f ree is the RO’s free-running
output signal, the ROlock is the resulted RO output signal with injection locking,
the Vre f is the reference signal before sending to a pulse generator to generate
the Pin j and the φex is the periodically accumulated phase error. Before realign-
ment occurred, the RO is in a free-running mode with fosc. If fosc is slower
than 5×fre f , it will cause a time difference (ΔT) compare with the period of the
5th harmonic injection signal (Tre f /5) for every clock period as shown in Fig.
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where Δω = ωosc/N - ωre f is the frequency difference between the RO’s free-
running frequency (ωosc) and the reference signal frequency. When the Pin j
is injected to the RO, it will pull the RO’s phase edge such that an average
frequency of the RO within a time window of Tre f is equal to 5×fre f . The Tset






where N = 5 in this example. The Bode plot for the realignment is shown in Fig.
2.10(b). Besides, the timing diagram and the respective Bode plot for fosc faster
than 5×fre f is also illustrated in Fig. 2.10(c), and (d).
2.5 Injection Locking Range
Injection locking range (±ωL) is the maximum φex or maximum RO’s free-
running frequency that can be tolerated for the injection locking mechanism to
occur. There are two assumptions for this derivation: the RO output and the
reference clock are assumed to be clean, and no phase error contributed by the
transistor mismatch. The one-sided injection locking range (ωsL) for RO has
been derived in many reported publication recently using different approaches
which include phasor domain [23, 30], time domain [31, 32], phase domain











Fig. 2.11: Phasor vector diagram (a) |ωosc - N×ωre f | < ωsL, (b) |ωosc - N×ωre f | = ωsL.
[35]. In this section, ωsL for subharmonic ILRO will be presented by using
phasor domain technique.
As illustrated in [23], when the external Pin j is injected to the RO loop
system with the phase difference of φex, in order to obey the Barkhausen criteria
in equation (2.2), a new phase,Φ is generated at the injection RO output node. A
phasor vector diagram is illustrated in Fig. 2.11 with all the signals are in current
mode. The Iin j is the injection signal at Nth harmonic, the Iosc is the free-running
oscillator output signal, and the IT is the resulted signal after injection. The φex















With some mathematics derivations, the locking range can be derived as [23]



























Fig. 2.12: Simpliﬁed phase noise model.
2.6 Subharmonic ILRO Phase Noise Model
Fig. 2.12 illustrates the simpliﬁed phase noise model for phase realignment
non-harmonic oscillator. The reference signal inﬂuences the ILRO output noise
through the low-pass ﬁlter while the RO’s free-running output signal undergoes
high-pass ﬁlter with both ﬁlters have a corner frequency of fin j. Therefore,
fin j is considered as an ILRO loop bandwidth. The resulted RO phase noise
is similar to the ﬁrst order PLL phase noise behavioral model where the phase
noise is suppressed at low frequency by loop ﬁlter for tracking the reference
signal. However, the fin j is much higher than PLL loop bandwidth and resulted
in a wider in-band phase noise. Normally, the PLL loop bandwidth is less than
about (1/20 × fre f ) while the fin j is about half of the reference clock frequency
[36].
The phase noise analysis for phase realignment non-harmonic oscillator
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has been ﬁrst reported by [37]. The transfer functions can be represented as
HUP( f ) = N× I( f )
HINJ( f ) = 1− I( f )
I( f ) =
β
1+(β −1)e− j2π f Tre f e
− j2π f Tre f /2 sin(2π f Tre f /2)
2π f Tre f /2
(2.17)
where the factor β is characterized as the realignment strength which depends
on reference frequency and injection effectiveness. Based on the expression in
(2.17), it can be observed that the in-band phase noise of the ILRO output due to
the reference signal is increased by 20logN. Therefore, it is important to have a
jitter-free reference signal and low value of N. It is to ensure that the ILRO phase
noise can be achieved to be much better than the RO resonant output signal over
the entire frequency range of interest. The ILRO phase noise can be deﬁned as
SILRO = SREF( f ) ·HUP( f )+SRO( f ) ·HINJ( f ) (2.18)
In recent publications, the phase noise analysis shows that there is an increase
of approximately 3 dB phase noise at high offset frequency for realigned RO
compare to its resonator signal [36, 38]. At high-frequency offset, the phase
noise can be expressed as [38]
SILRO = SRO( f )× 2N−1N
≈ SRO( f )×2
(2.19)
The increased of 3 dB is mainly due to spectrum power folding from sub-
sampling pulse injection noise [39].
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2.7 Chapter Summary
In this chapter, a brief background of RO is presented to assist in design-
ing the oscillator. Next, the subharmonic injection locking concept is explored
with analysis on the injection pulse train, the ILRO model, the injection lock-
ing range, and the ILRO’s phase noise. These theories build a foundation for
understanding the sequential injection locking technique reported recently for
clock generator [12]. The injection locking method can be adopted into other
applications like TX architecture as shown in the following chapter. In addition,
by exploring the concepts in this chapter, it will help on developing a new type
of injection locking mechanism as presented in Chapter 4.
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CHAPTER 3
A BFSK/QPSK TRANSMITTER BASED ON
SEQUENTIAL INJECTION LOCKING FOR
WIRELESS NEURAL SIGNAL PROCESSING IC
3.1 Introduction
Recording action potentials (AP), or spikes, ﬁred by neurons in the brain
is vital for neuroscience research and clinical treatment of neurological disease.
By simultaneously monitoring the activity of a large number of closely spaced s-
ingle neurons using microelectrodes, the information representation for the neu-
ral code can be decoded. This information will bring a better understanding of
the neural circuits, cognitive function, and neural correlates of consciousness
[40]. Although there are other non-invasive techniques to analyze the brain ac-
tivity such as electroencephalography (EEG), magnetoencephalography (MEG),
and functional magnetic resonance imaging (fMRI), the recording AP using im-
planted electrodes yields the most informative signals and better signal to noise
ratio (SNR). However, a conventional wired neural recording system which uses
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Fig. 3.1: System diagram of the envisioned implantable wireless neural recording.
restricted movements, interference due to the motion artifacts, and the increased
risk of tissue infection.
In order to ensure good signal quality and also impose fewer constraints
on the subjects, the neural implants are highly preferred to be lightweight, low
power, and wireless communication. In addition, the neural recording and pro-
cessing with increasing number of channels are desired to establish the causal
connections between the neural activities and the mental or physical behaviors.
However, it poses extra challenges on 1) the transmission bandwidth due to the
increased data rate, and 2) the processing delay for the information decoding to
form a closed-looped control. This issue is critical especially for the applica-
tions where the real-time neural acquisition and processing are needed such as
the closed-loop neural prosthetic [41], and the closed-loop neural vector analyz-
er for neurological disorders [42]. Recently reported wireless neural recording
ICs [43–47] are performing ofﬂine signal processing, thus hardly able to meet
these requirements.
Fig. 3.1 shows a two-chip solution with multi-channel neural recording
analog front-end (AFE) and the proposed wireless signal processing IC. The
AFE is used to amplify, ﬁlter, and digitize the raw data recorded from the elec-
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Fig. 3.2: Spike-Sorting Process.
trodes while the wireless signal processing IC is designed to process and com-
press the raw data before transmitting them through speciﬁc frequency band.
This two-chip solution has been reported to prevent the tissue of the surround-
ing electrodes from damaging due to the excessive heat dissipation from the
implanted chip [48]. Also, another reason for the approached solution is the
advantage of using different CMOS technology for the AFE and wireless neu-
ral signal processing IC. The AFE favors older CMOS technology (>0.35 μm)
which exhibits higher voltage headroom and lower device ﬂicker noise. On
the other hand, advanced CMOS technology (<65 nm) enables area and pow-
er saving for the digital signal processing and wireless transmission design. In
this chapter, the work related to the latter implementation is reported where the
neural signal processor, digital baseband, and TX are included.
Neural signal processing has been published in the recent literature to im-
plement spike sorting where the neural spikes are obtained from the recorded
raw data, and classiﬁed into their source neurons [49–51]. It is distributed into
three steps: the detection and alignment, the feature extraction, and the cluster-
ing as shown in Fig. 3.2 [49]. In the detection and alignment step, the spikes
will be detected and separated from the background noise by processing the
sampled raw data signals. The background noise is mainly due to the saline
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thermal noise, the electrode interface noise, and the ﬂicker noise and thermal
noise produced by the transistors in AFE [52]. The detected spikes will then be
aligned to the common reference. In the feature extraction, the aligned spikes
will be transformed into the feature spaces with much lower dimensions to fur-
ther reduce the raw data and improve the accuracy of the classiﬁcation process.
The signals then sent to a clustering algorithm to map the recorded AP to their
source neurons. In this work, the ﬁrst two steps of spike sorting will be high-
lighted.
A wireless neural signal processing IC is proposed, which can perform
real-time spike detection, alignment, and feature extraction for up to 8 channels
simultaneously. The main objective of the design methodology for the neural
signal processing is to perform real-time processing without requiring signiﬁ-
cant computational resources and storage. This will improve area and power
consumption due to the simpliﬁed hardware implementation. In addition, a re-
conﬁgurable BFSK/QPSK TX is incorporated to cater for different data rates
requirement. The carrier frequency has been chosen to operate in the Medical
Implant Communication Service (MICS)/MedRadio band, which has desired
characteristic for the wearable/implantable biomedical applications [50].
This chapter is organized as follows. Section 3.2 elaborates the proposed
system consideration. Section 3.3 presents the wireless neural signal processing
architecture, followed by the functional blocks and VLSI implementation in
section 3.4. The design consideration of the proposed TX will be discussed in
section 3.5. The measurement results are shown in section 3.6. Finally, Section
3.7 will conclude this project’s ﬁndings.
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3.2 System Consideration
3.2.1 Neural Signal Processing Algorithms
Several spike detection algorithms have been published in literature such
as the absolute threshold value (AT) [53], the nonlinear energy operator (NEO)
[54], and the EC-PC [52]. Among them, the NEO algorithm is commonly used
due to its structural simplicity and yet effective spike detection. However, the
NEO algorithm may undesirably amplify some noise waveforms and lead to
higher false alarm rate. Based on the experiment result reported in [55], the
EC-PC algorithm can detect neural spikes under poor SNR compared to other
detection algorithms. The detected spikes will then be aligned with their abso-
lute peaks to facilitate subsequent signal processing.
Principle component analysis (PCA) [56], wavelet transform (WT) [57],
discrete derivative (DD) [58], and integral transform (IT) [59] are commonly
used algorithms for feature extraction of multidimensional data sets such as the
neural spikes. Among them, the PCA algorithm has the highest computation-
al complexity, which results in large area penalty [60]. The PCA algorithm
requires the construction of covariance matrix before solving the eigenvectors
through singular value decomposition. The required resources could become
highly prohibitive when thousands of neural spikes need to be processed and s-
tored [61]. To avoid the costly covariance matrix, an IPCA algorithm is adopted
in this work for feature extraction.
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3.2.2 Frequency selection and Modulation
One of the commonly used techniques for data transmission in the neural
stimulator and prosthesis devices is inductive coupling at tens of MHz [62]. It
can provide power to charge up the devices through magnetic coupling while
achieving the data transmission simultaneously. However, it is limited to low
data rate, and a large coil is needed due to the lower carrier frequency and better
efﬁciency consideration. A UWB transmitter has been reported for the wireless
neural signal processor [50]. However, for high data rate, lower pulse amplitude
needs to be adopted to meet the spectral mask requirement. This in turns lim-
it the communication range [63]. The MICS/MedRadio frequency band (401 -
406 MHz) has been approved by FCC for implantable devices with no interfer-
ence from other radio operations. Its sub-GHz range also exhibits better body
attenuation characteristic and is thus chosen for our transmitter design.
An energy efﬁcient TX with reconﬁgurable data rate and modulation is de-
sirable for this work. High data rate with complex modulation, such as QPSK,
is used for the raw neural data transmission, while lower data rate with sim-
ple modulation, such as BFSK, is employed for the processed neural data as
described in the previous subsection.
3.2.3 Data-Rate Requirement
For a wireless neural recording system, the data rate requirement is deter-
mined by the number of recording channels, the ADC resolution and sampling
rate, as well as the neural signal processing algorithm applied. For raw neural
data, with ADC running at 25kS/s and 8-bit resolution, each recording channel
will result in a data rate of 200kb/s. Hence, the TX will need to support at least
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1.6 Mb/s for 8 recording channels.
With the proposed neural signal processing, approximately 625× neural
data reduction can be achieved through the spike detection and feature extrac-
tion. The required data rate for 8 recording channels could thus be reduced to
2.56 kb/s. The approximation of the data transmission rate for neural signal can
be expressed as follows:
Data rate=
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Fig. 3.3: Proposed wireless neural signal processing architecture.
3.3 Wireless Neural Signal Processing Architecture
As shown in Fig. 3.3, the digitized neural data from the AFE will ﬁrst
be sent to an 8-channel neural signal processor. Firstly, the neural signal will
go through an EC-PC spike processing unit which performs the spike detection
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and alignment. After which, an IPCA engine is employed for the feature extrac-
tion. Through the proposed neural signal processor, different levels of data rate
reduction can be attained.
A digital baseband block is employed to transmit either the raw or com-
pressed data. The data will ﬁrst go through a buffer in Media Access Control
(MAC) layer to group the data into multiple packets. The data packet will then
go through a cyclic redundancy check (CRC) generator block. A forward error
correction (FEC) algorithm, Hamming (15,10) encoder, is adopted to encode
every 10 bits of data into 15 bits to achieve 1-bit error correction. A frame
structure is proposed which consists of preamble, trailer, header, data payload
with FEC, and data payload CRC with FEC, as shown in the Fig. 3.3. The
preamble with a programmable length is used for synchronization. It consists of
a repetitive 8-bit sequence [01011010]. The header deﬁnes the network address
node and the size of the data payload. To achieve low overhead, the packet is
designed to accommodate a maximum data payload of 2040-bit. It will then be
sent to an injection locked based TX and modulated using either the BFSK or
QPSK modulation.
An 8-stage pseudo-differential injection locked ring oscillator (ILRO) based
TX architecture is adopted. In addition, an injection controller is designed to
achieve sequential injection for multi-channel transmission. Differential pulses
with a pulse width narrower than half of the ILRO’s output period is generated.
In the digital PA, 4 branches of transistor arrays are driven by the 4 phase output
from the ILRO. Each branch is controlled by the 5-bit amplitude control from
the modulator to perform QPSK modulation with band-shaping. For the BFSK
modulation, crystal frequency pulling technique [13] is employed to achieve a
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Fig. 3.4: Decomposition of neural data in Hilbert space into EC and PC.
frequency deviation of 88 kHz.
3.4 Functional Blocks and ASIC Implementation
3.4.1 Neural Signal Processor
The neural signal processor is composed of three main parts to perform
the spike detection, the spike alignment, and the feature extraction, respectively.
The functional block of spike detection is based on the EC-PC spike detection
algorithm, which ﬁts an exponential component (EC) as well as a polynomial
component (PC) from the probability density function (PDF) of neural data that
are further used to predict spike events. The hypothesis of the EC-PC algorithm
is that the EC and PC are the results from the background noise and detectable
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Fig. 3.5: Design ﬂow of spike alignment and feature extraction for ASIC implementation.
the PDF curve stays robust for the spike detection regardless of the waveform
variation, the spike overlapping, the recording artifact, the interference, etc. A
detailed description and implementation of the algorithm can be found in [55].
For spikes detected in one channel, they are aligned to their absolute peaks
as shown in Fig. 3.5. This alignment allows truncation of spikes to only 48
samples centered around peaks, thus achieving signiﬁcant data reduction. The
channel ID and time stamp will then be incorporated to form spike data frames.
Following the EC-PC spike processing unit, the IPCA engine is employed to
map the time domain data into a two-dimensional feature space to perform fea-
ture extraction. This feature extraction engined leads to another 24× data reduc-
tion in addition to the spike detection. The IPCA algorithm avoids expensive
computation of covariance matrix and can adaptively increment or decrement
the number of principle components to achieve fast convergence with minimal
reconstruction error. In the implementation, the IPCA algorithm is hardware
designed to work in event driven mode for energy saving, i.e. the mapping is
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only done upon each spike detected. The processing ﬂow for the IPCA imple-
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Fig. 3.6: Injection-locked architecture with 8-stage pseudo-differential ring oscillator.
The proposed injection-locked architecture is shown in Fig. 3.6. For se-
quential injection locking implementation, 8 phases (Φ180, Φ202.5, Φ225, Φ247.5,
Φ270, Φ292.5, Φ315, and Φ332.5) from the ILRO is ﬁrst sent to a phase position
identiﬁer (PPI) block to identify the phase edge closest to the rising edge of the
XO output signal (XO CLK). This block is to avoid large interval between the
XO CLK and the RO output phase edge which might cause the injection locking
to fail [12]. The PPI output then initializes a ring counter (RC) with the desired
ﬂip-ﬂop (FF) setting. The RC output is used to de-multiplex the XO CLK to
one of an eight pulse generators (PGs). As the RC cycled through, its ‘1’ output






























Fig. 3.8: (a) Phase swap detector and (b) pulse generator with the single-to-differential converter.
PG output is injected to different delay stage of the ILRO, sequential injection
is thus achieved. The operating principle of sequential injection locking is illus-
trated in the timing diagram shown in Fig. 3.7.
Although the ILRO has 16 phases, only 8-bit RC and 8 PGs are implement-
ed to reduce the area and power. The injected phase will automatically swap the
polarity when being injected into theΦ0 toΦ157.5 delay cells by using the phase
swap detector. The circuit implementation of the phase swap detector is shown
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Fig. 3.10: Simulation result of SAR algorithm for RO frequency calibration.
setup time for the phase swap implementation. As shown in Fig. 3.8(b), the
pulse width can be tuned by varying the programmable capacitors in the pulse
generator. It is to ensure that the width of the injection pulse is around a quarter
of the RO cycle period so that maximum injection strength can be achieved as
discussed in Chapter 2.3. The pulse will then be sent to a single-to-differential
block to have a differential pulse signal. The cross-coupled inverter is intro-
duced at each inverter buffers to suppress the skew between pulses and maintain
the pulse alignment.
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Circuit detail of the RO delay cell is shown in Fig. 3.9 where M1–M4 tran-
sistors form one pseudo-differential RO delay stage. The NMOS and PMOS
10-bit DAC current cells are used to control the RO’s free-running frequen-
cy. The cascading structure improves the matching while reducing the leakage
current. The DAC is used to minimize the deviation between the RO’s free-
running frequency and the desired injection locking frequency to reduce the
reference/fractional spurs [64]. The voltage of the differential pulse is convert-
ed to current form through M5–M8 before injecting to the RO outputs. The
cascaded transistors M9–M12 minimize the interference from the injected pulse
to the delay cell output. Through SAR algorithm of 0.64 ms time window per
cycle for RO frequency calibration, it only takes 10 cycles or less than 6.4 ms to
achieve the desired locking frequency as shown in Fig. 3.10 for the simulation
result.
Through sequential injection, the RO output frequency can be changed to
(N+ 116)× fre f , where N is the Nth harmonics of the XO injection signal and
fre f is the XO frequency [12]. Different sequential injection scheme can be
adopted to achieve different output frequency. In this implementation, N of 9
and fre f of 44.56 MHz are chosen to achieve the MICS/MedRadio frequency
band. For ﬁxed injection locking, PPI and RC blocks are powered down. Only
one ﬁxed PG is selected without any phase swap. The resulting output frequency
is N× fre f .
3.4.3 Crystal Oscillator
A crystal oscillator which is made from piezoelectric material generates




Fig. 3.11: Crystal equivalent circuit and symbol.
Fig. 3.12: Impedance magnitude and phase around the resonant frequency of a crystal.
through an electric ﬁeld. The mechanical vibration at a particular frequency
creates an electrical clock signal with a high-quality factor, Q. At this resonant
frequency, the crystal can be modeled as a series resonant RLC circuit with an
impedance of the inductor equals to that of capacitance. The Q value is mainly
determined by the resistance, Rs.
Fig. 3.11 shows the equivalent circuit and symbol of the crystal. The ca-
pacitance, Cp has to be included to represent two types of parasitic capacitance























Fig. 3.13: (a) Simpliﬁed Pierce oscillator diagram used for crystal pulling and (b) AC simulation
for Pierce oscillator (20log(Vout /Vin)).
in the crystal, and capacitance of the package and mounting [65]. By analyzing





The impedance magnitude and phase around the resonant frequency of a crystal
is illustrated in Fig. 3.12. The null in the magnitude represents series resonance
with a resonant frequency fs, whereas the peak represents the parallel resonance
with a resonant frequency fp. Both closely spaced series and parallel resonant













Therefore, by varying Cp, the frequency pulling factor can be determined as






After analyzing the characteristic of a crystal, to perform on-chip BFSK
modulation, the crystal frequency pulling technique can be applied to the ref-
erence clock. The Pierce XO circuit diagram is shown in Fig. 3.13(a). Due
to the DC blocker capacitor and the second stage inverter-based ampliﬁer with
feedback resistor, it forms a band-pass ﬁlter characteristic around the crystal res-
onant frequency to improve the linearity of the clock signal. The AC simulation
result for Pierce XO oscillator is shown in Fig. 3.13(b). The crystal frequen-






where C1 = C2 = CL in this work. By modulating CL, the crystal frequency
of 44.56 MHz by 220 ppm or 9.8 kHz can be pulled. Through 9th harmonic
injection locking, the frequency deviation of 88.25 kHz can be obtained. The
frequency deviation is limited by the parasitic capacitance (C3), and the maxi-
mum realizableC1 andC2 on-chip. This crystal frequency pulling technique for
BFSK modulation has also been reported in [13].
For QPSK modulation, direct quadrature modulation with digital PA is
adopted to provide both phase and amplitude modulation [11]. The ampliﬁer
cores are driven by four quadrature phases (0◦, 90◦, 180◦, and 270◦) respec-
tively from multiphase ILRO within the PA. Each ampliﬁer core has 5-bit of the
binary controlled array. The digital output signal will ﬁrst go through a serial-to-
parallel converter block to be converted into I/Q data. Then if the band-shaping
mode is selected, the data will go through a matched ﬁlter to suppress the side
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bands. The matched ﬁlter is designed based on a look-up-table (LUT) stored in
read-only-memory (ROM) to give an equivalent ﬁnite impulse response (FIR)
ﬁlter. Otherwise, the data will bypass the matched ﬁlter. The data will then
be sent to an amplitude decoder. By switching the transistor array, different
amplitude and phase modulation can be obtained.
6! 6! 6! 6!
I I I II
6! 6! 6! 6! 6!
I
6! 6! 6! 6!6!
I I I I















        
        
E E E E E
E E E E E
3RZHU &RPELQHU
Fig. 3.14: Simpliﬁed schematic of the digital PA.
3.4.5 Digital PA
Fig. 3.14 illustrates the schematic of the digital PA. Four quadrature phases
from ILRO are connected to the PA, where a 5-bit transistor array controls the
average output of each phase. The digital representation of the amplitude infor-
mation for band-shaping QPSK is sent to the gate of cascode switch transistors




















Parity Part Message Part
n – k digits k digits
(a) Format of Hamming (n,k)-code word
(b) Encoding circuit for Hamming (n,k)-code
Fig. 3.15: Hamming(n,k)-code (a) Format of code word. (b) Encoding circuit implementation.
controlled envelope DACs and current-steering DACs, a careful layout needs to
be implemented to reduce the transistors mismatch [67, 68]. However, in the
proposed digital PA, both the programmable quadrature phases and the output
power amplitude are combined in the PA and can be digitally controlled by the
band-shaping modulator.
The output PA is then connected to a matching network before sending to
the antenna. N-type and P-type branches PA are introduced to suppress the DC
output offset current so that the close-in clock spur at the proximity of the main
lobe can be reduced as shown in the Fig. 3.14 [11]. This technique is similar to
[69] where a pair of NMOS and PMOS switch transistor is used to capacitively
combining two paths to cancel the counter-phase common-mode components
while doubling the in-phase RF signal. Both branches are combined using a
power combiner.
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3.4.6 Forward Error Correction
Forward error correction (FEC) coding is used to increase the transmission
reliability by correcting the error data. Hamming (15,10)-code is adopted to
correct one-bit errors for each group of 10-bit data.
Hamming codes are linear block codes which can be described in term of
the generator and parity-check matrices [70]. Fig. 3.15(a) illustrates the for-
mat of Hamming(n,k)-code word which consists of a parity part and a message
part. For the design, there are 5 parity-check digits and 10-bit for unaltered
neural signal information data. The neural information is ﬁrst stored in the mes-
sage register. It will be then multiplied with the P matrix[10][10] before being
summed up to form the parity register as shown in Fig. 3.15(b) where m = n
- k = 5. The Hamming (15,10)-code can be expressed in term of mathematics
expression as
H = D× [P I10]
=
[





P0,0 . . . P0,4 1 0 0 . . . 0
P1,0 . . . P1,4 0 1 0 . . . 0
... . . .
... . . .




where the P matrix can be obtained through the Matlab simulation.
3.5 Design Consideration of the Proposed TX
Four major factors need to be taken into account when designing the pro-






Fig. 3.16: Circuit diagram of Pierce crystal oscillator.
power efﬁciency, and the power transfer to the antenna. The performance of the
wireless transmitter is mainly determined by the error vector magnitude (EVM).
The imperfection in the transmitter implementation, such as the phase noise of
carrier signal, the quadrature phase mismatch, and the nonlinearity of the digital
PA will deteriorate the achievable EVM. In addition, to support multi-channel
transmission within the MICS/MedRadio band, channel spacing needs to be
carefully considered. The off-chip power combiner is used to optimize the pow-
er efﬁciency and meet the criteria for maximum power transfer to the antenna.
This section will discuss the limitations and design considerations of the pro-
posed transmitter.
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3.5.1 Phase Noise of Carrier Signal
By using injection-locked based TX architecture, a good in-band phase
noise can be achieved. As expressed in Chapter 2.6, the in-band phase noise of
the carrier frequency is SRO + 20logN, where SRO is the phase noise of reference
clock signal. By ﬁxing the Nth harmonic factor to be 9, the main contribution to
the carrier signal in-band phase noise is SRO.
The circuit diagram for the Pierce XO is illustrated in Fig. 3.16. Two main
factors contribute to XO output noise - head current source, M2, and common
source transistor, M3. M2 plays a role as a current bias to M3. In order to
reduce the effect of the noise current source to XO phase noise, the value y
in the current mirror ratio has to keep low so that the factor of gm,M2/gm,M1 is
minimum. For common source transistor, M3, large gm is desired to reduce the
thermal noise contribution to the XO output. In addition, with higher current,
it leads to higher output voltage amplitude and thus reduces the output phase
noise. Therefore, the low phase noise of reference clock signal comes with the
trade-off of larger power consumption.
3.5.2 Quadrature Phase Mismatch
For QPSK modulation, the quality of the transmission is signiﬁcantly af-
fected by the quadrature phase error of the carrier signal. It is mainly due
to the mismatch of RO delay cell transistors. The conventional way of em-
ploying cross-coupled weak inverters at the differential output of each pseudo-
differential ring oscillator stage can minimize the skew, and thus reduce the
phase error. However, to further reduce the RO phase error, either the transistor









Fig. 3.17: Circuit diagram with various intrinsic resistance included for N-branch PA.
size have to be increased. Both methods will incur signiﬁcant power penalty.
In order to improve the output RO phase error due to the delay cell mis-
match, mismatch ﬁltering resistors technique [9, 71] is employed. By tying the
current delay cell output with its adjacent delay cells output through a resistor,
the variation of rising edge of the current delay cell output will be mitigated by
its adjacent delay cell output. This technique helps to minimize the phase error
of each delay stage. As a result, smaller delay cell with poorer matching can
be adopted to achieve similar phase matching as larger delay cell. This in turns
reduces the power consumption of the RO. As reported by [9], through Monte-
Carlo simulations, the standard deviation of the phase mismatch has improved
by 4.7 times to only 1◦.
3.5.3 Nonlinearity of Digital PA
The simpliﬁed circuit diagram of an N-branch DPA with various intrinsic
resistance included is illustrated in Fig. 3.17. For band-shaped QPSK mod-
ulation, as the amplitude modulation is varied with the time through binary
weighted size transistor array, the impedance of the cascode transistors (Rcasd) is
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changed with the function of the code value. As the impedance of resonance in-
ductor (Lreso) is parallel with the Rcasd , with a low carrier frequency of around
400 MHz and hundreds of nH for inductance value, the nonlinearity effect of
the Rcasd to the output voltage developed across the output resistance (Rout) is
negligible.
Rcasd can be approximated as
Rcasd = R2+ ro1 (3.7)
where R2 is the linear resistance due to the M2 transistor switching, and ro1 is





To increase the PA power efﬁciency, Rout value has to be much larger than the
resistance of the power combiner balance ports. This will cause most of the out-
put current ﬂow to the resistance of the balance ports and maximize the voltage
developed across it.
In addition, to improve the linearity of the amplitude modulation for the
band-shaped QPSK modulation, the number of the transistor array can be in-
creased to reduce the quantization error. However, a large number of transistor
array will increase the area and power consumption of the PA. In this design,
5-bit of binary transistor array is chosen for programmable amplitude modula-
tion. Besides, during the digital signal switching control for the desired am-
plitude modulation, the signal might leak to RO through intrinsic transistor ca-
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pacitance, Cgs2 and Cgd1, and thus form a kick-back noise which might distort
the quadrature phase. Therefore, a buffer is inserted between the PA input and
the RO output as an isolation block to reduce the distortion. For band-shaping
modulation, since the input data has been up-sampled by eight times through
interpolation, the spectral image due to the leakage of the switching data signal
to the PA output spectrum is quite far away from the carrier center frequency.
Thus, it can be easily suppressed by the intrinsic band-pass ﬁlter characteristic
of the resonant components and the antenna.
3.5.4 Channel Spacing Consideration
The frequency channel spacing can be determined by taking the considera-
tion of the following three factors: the allowable bandwidth occupied by partic-
ular frequency band, the data rate transmission, and the digital modulation type.
For the MICS/MedRadio, the range of frequency band is 401∼406 MHz. Since
in the design, QPSK modulation is employed to cater for much higher neural
data transmission compare to BFSK modulation, the channel spacing should
have similar or slightly larger frequency spacing than the QPSK symbol rate.
By using ﬁxed injection-locking mechanism as one of the transmission chan-
nels at 401 MHz, the frequency channel spacing should be less than 5 MHz for
dual-channel transmission.
With 44.56 MHz reference clock signal, to achieve the minimum frequency
resolution of less than 5 MHz by using sequential injection locking mechanis-
m, 8-stage pseudo-differential RO with 16 inverter delay cell is adopted. By
shifting injection pulse by one delay cell for every periodic clock signal, the
resulted locking frequency is (1/16) × fre f = 2.785 MHz compare to ﬁxed IL-
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RO. Therefore, by using ﬁxed- and sequential-injection-locking mechanism for




Fig. 3.18: Chip micrograph of proposed wireless neural signal processing.
The proposed wireless neural signal processing IC was implemented in
65 nm standard CMOS technology with a die area of 1 mm2 as shown in Fig.
3.18. With Quad Flat No-lead (QFN) packaging, the chip consumes a total
of 5∼5.6 mA. For the TX, the ﬁxed injection and sequential injection locking
techniques are employed to generate output frequency of 401 MHz and 403.8
MHz respectively. As shown in Fig. 3.19 for phase noise measurement, the







Fig. 3.19: Measured phase noise of free-running, ﬁxed, and sequential ILRO.
25 dB at 100 kHz offset. Both the ﬁxed and sequential injection techniques
exhibit similar phase noise performance. Phase noise peaking at tens of kHz
is observed for both ﬁxed and sequential injection locking. This phenomenon
is suspected to be due to the close proximity between the signal injection path
and other noisy signal paths, such as output signal path and the switching clock
path. The interference coupled to the signal injection path modulate the ILRO
and cause the phase noise peaking. Nevertheless, the peaking does not impact
the overall jitter and TX EVM performance. From Fig. 3.20, the measured
RMS jitter of the ILRO versus the XO current consumption across 8 chips is
shown. As expected, high XO current improves the XO phase noise which in
turns reduces the ILRO jitter. In this design, XO current of 76 μA is used which






































Fig. 3.21: Measured PA output spectrum with and without IDC offset cancellation.
Fig. 3.21 presents the PA output spectrum measurement with and without
IDC offset cancellation. The result shows that the closed-in noise can be sup-


















Fig. 3.22: Power consumption breakdown.
breakdown of the design is shown in Fig. 3.22. The power consumption of oth-
er digital blocks, including the neural signal processor and the digital baseband,
only occupy less than 5% of the total power consumption. With the QPSK mod-
ulation, additional 0.6 mW is consumed by the band shaping modulator. With
the scaling up of channel count through higher operating clock frequency, the
total digital power is expected to be only a fraction of the current total pow-
er consumption. This prediction shows the feasibility of scaling the proposed






Fig. 3.23: Measured output spectrum and constellation diagram for band-shaped QPSK full
MICS band at 8 Mbps, with two frequency channels at 4 Mbps and 401 MHz BFSK at 12.5
kbps.
The QPSK output spectrum and EVM are shown in Fig. 3.23. The MIC-
S/MedRadio frequency band is fully occupied with 8 Mbps data rate for the
QPSK modulation and achieves EVM of 4.60%. Alternatively, a dual-channel
can be supported at 401 MHz and 403.8 MHz respectively with each channel





















Fig. 3.24: Measured QPSK EVM versus data rate across 8 chips.
data rate is limited mainly by the on-chip data clock employed which is directly
related to the crystal frequency. As illustrated, due to the band-shaping modu-
lator, the QPSK output spectrum achieves ACPR closed to -30 dB. This ACPR
result is sufﬁcient for raw neural data transmission without any compression.
For the BFSK modulation, an 88.25 kHz deviation is measured based on the
frequency pulling technique. It achieves 9.55% EVM at 12.5 kbps, which is



















Fig. 3.25: Measured BFSK EVM versus data rate across 8 chips.
Fig. 3.26: Measured settling time of ILRO with step voltage on the supply.
The measured EVM for the QPSK and BFSK modulation versus data rate
variation across 8 chips are shown in Fig. 3.24 and 3.25 respectively. For the
QPSK modulation, it has slightly higher EVM at low data rate. The band-




























Fig. 3.27: Distance transmission and data rate for energy efﬁcient UWB transmitters
rate will lead to a lower up-sampling clock and thus closer image to the main-
lobe, which reduces the SNR. On the other hand, for higher data rate, the larger
noise bandwidth, and ﬁxed output power will also reduce the SNR and lead to
higher EVM. A similar trend is observed for BFSK. In Fig. 3.26, the transmitter
supply is turned on through a step function. As illustrated, the ILRO can be
settled quickly within 200 ns. This characteristic is desirable for TX with duty
cycling protocol to achieve lower power consumption.
The benchmarking with the recent art is shown in Table 3.1. [43] and [44]
do not consist of any neural signal processor. [72] only performs FIR ﬁltering on
the digitized neural data. [50] employs the NEO algorithm for spike detection
which does not work well for the neural signal with poor SNR. In addition,
the PCA algorithm is used instead of the IPCA algorithm for feature extraction
which incurs more area and resources. In [50], UWB TX was used to achieve
the best energy efﬁciency. As mentioned earlier, the achievable communication
range for high data rate could be limited due to the spectral mask constraint.
Fig. 3.27 illustrates the typical communication range for high data rate UWB
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TX, which is in the range of cm. In [73], the UWB transmitter employed for the
neural recording experiment consumes 561 mW for 128 Mbps to overcome the
issue such as free path loss and multipath effect.
3.7 Chapter Summary
A 65 nm CMOS wireless neural signal processing IC with reconﬁgurable
BFSK/QPSK transmitter for neural recording system is presented. The proposed
signal processor architecture applies spike alignment and feature extraction to-
gether with the adopted EC-PC decomposition technique to reduce the neural
data by 625×. Sequential injection locking method is adopted to perform dual-
channel transmission in MICS band with data rate up to 8 Mbps. The total
power dissipation is 5∼5.6 mW from a 1 V supply.
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Table 3.1: Performance Comparison
[43] [44] [50] [72] This Work





Processor No No Yes Yes Yes
No. of Channels 32 1 128 64 8∗
TX Channel
Selection No No No No Yes
PDC (mW) 3.3 0.4 6 3.7∼6.6
5.6 (QPSK)
5.0 (BFSK)
VDD (V) 3 1 ±1.65 1.2 1









402/433 3000∼5000 915 401∼406
Modulation FSK/OOK FSK UWB FSK/OOK QPSK/FSK
TX power (dBm) -22 -16 -23∗∗ -20∼0 -15
Phase Noise














Process 0.5 μm 0.13 μm 0.35 μm 0.13 μm 65 nm
Active Area
(mm2) 16.4 2.5 63.36 12 1
FOM∗∗∗
nJ/(bit·mW) 738.7 159.2 3.48 4.4 22.1








With increasing development of wearable and implantable biomedical re-
lated products, the core requirement of wireless transmission design with low
power and small size is no longer sufﬁcient. It needs to support multiple user-
s to wirelessly transfer data simultaneously without interference on each other
in an allowable frequency band. Therefore, a multi-channel transmission ca-
pability is desired. FCC has introduced MedRadio or MICS band in the range
of 401-406 MHz for wireless wearable/implantable medical devices. However,
with the data rate of 100s of kb/s, it is not sufﬁcient for the medical application-
s with large data transmission such as neural recording or wireless endoscopy.
Therefore, this chapter introduces a TX that not only able to operate in BF-
SK/QPSK modulation to cater for different data rates requirement, but it is also
able to perform multi-channel transmission.
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Many recent literatures related to wireless body area network (WBAN) TX
have adopted FSK modulation due to its simplicity and robustness to poor sig-
nal to noise ratio [5, 6, 13, 74]. One of the widely used TX architecture for
FSK implementation is to apply direct modulation technique by varying the
programmable load capacitance at the output node of the DCO for frequency
variation as shown in Chapter 1.1.3 [5, 6]. LC oscillator is preferable due to
its inherently better phase noise. However, with a sub-GHz carrier frequency,
the resonant inductor consumes too much area. Besides, this architecture need-
s sufﬁcient calibration to achieve the desired carrier frequency. In addition, a
recently reported FSK TX which adopts crystal frequency pulling suffers from
limited frequency deviation and data rate [13]. Phase interpolation (PI) tech-
nique has been proposed to tune the frequency [74]. However, it complicates
the design due to the dual injections and requires external inductors.
To improve the bandwidth efﬁciency of high data rate transmission, one of
the solution is to implement band-shaped QPSK modulation. Although polar-
based TX is a popular choice for the QPSK modulation, it requires complicated
calibration and careful delay adjustment between the amplitude and phase path.
In this work, a ΔΣ-based injection locking technique with multi-phase RO is
proposed to achieve the desired frequency tuning. This method helps extend the
frequency deviation/data rate and provides multi-channel transmission capabili-
ties for the BFSK modulation. Sequential injection locking (SIL) mechanism is
also adopted to support multi-channel transmission for the QPSK modulation.
The subharmonic injected locking mechanism has been widely used to
achieve energy efﬁcient TX for biomedical applications [9, 13, 74]. However,





















Fig. 4.1: Fractionally injection-locked oscillator architecture (a)Reference signal digitally con-
trolled delay line architecture. (b)Position selection control of RO delay stage architecture.
to the natural of injection locking. With relatively relaxed frequency stability
of 100 ppm for the MICS/MedRadio standard [5], non-integer frequency multi-
plication synthesizer with injection locking mechanism has become an elegant
solution to replace the PLL. There are two ways to implement the fractional
subharmonic injection locking. Fig. 4.1(a) illustrates that by controlling the
phase of injection pulse train to be offset from the reference signal, the resulted
oscillator output frequency can be either closer or further away in phase with the
Nth harmonic of reference signal [75, 76]. Both types of LC oscillator or ring
oscillator can be used as the injected-locked oscillator in this architecture. One
of the techniques of controlling the pulse train is through a digitally controlled
delay line (DCDL) by using a digital-to-time converter (TDC) [76]. However,
to achieve low in-band phase noise, the delay line used in such technique must
have minuscule time step and wide dynamic range. This condition presents
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many design challenges and results in a power-jitter trade-off [77]. Another
way to achieve fractional injection-locked synthesizer is by shifting injection
pulse train to inject into the neighboring RO delay stage sequentially as shown
in Fig. 4.1(b) [12, 78, 79]. Although this sequential injection locking mecha-
nism consumes low power consumption and does not encounter the challenges
appeared in DCDL architecture, its frequency resolution is limited by a total
number of delay stages employed. In this chapter, the second method is adopted
and a solution to overcome the limited frequency resolution issue is proposed by
introducing a ΔΣ-based injection locking mechanism. In addition, DCDL tech-
nique is used for PI. Unlike the ﬁrst method, the dynamic range here is much
relaxed and thus smaller time step can be achieved.
This chapter is organized as follows. Section 4.2 describes the concept of
ΔΣ-based injection locking with PI technique. Sections 4.3 presents the pro-
posed system architecture, followed by the critical building blocks. The noise
analysis of the proposed TX will be explained in section 4.5, and the measure-
ment results will be shown in section 4.6. Finally, Section 4.7 will conclude this
project’s ﬁndings.
4.2 Concept of ΔΣ-Based Injection Locking with
Phase Interpolation
4.2.1 ΔΣ-Based Injection Locking
The proposed injection locking techniques are best illustrated in Fig. 4.2
using a 4-stage of the pseudo-differential RO. For subharmonic injection lock-
ing, the pulse train (Pin j) generated from a clean reference clock signal (REF)
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(b) Sequential Injection Locking x factor = N + 2/8
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Fig. 4.2: Fixed, sequential and proposed ΔΣ-based injection locking mechanism.
is injected into the same RO’s delay stage during each reference period to re-
align the RO phase edge to the REF. If the RO’s free-running frequency (FRO)
is closed to the Nth harmonic of the REF, its output frequency will be locked to
FFIL = N×Fre f (4.1)
where Fre f is the frequency of REF.
In [12], a sequential injection locking (SIL) technique is proposed where
the Pin j is sequentially injected into the neighboring RO delay cells. This be-
havior is analogous to multiphase fractional-N synthesizer where phases are
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interpolated in an analog way through multi-phase RO [80]. For RO with M








where k= 1,2, ...,(M−1), is the number of the neighboring delay cells between
two sequential injections. Due to the ﬁnite value of k and M, the achievable
frequency resolution and tuning is limited. For instance, as shown in Fig. 4.2(b),
with 8 phase edges and a minimum k value of 1, the Pin j can only be shifted by
one delay cell for injection in every reference clock period. This limits the
frequency resolution to 1/8 × Fre f . In addition, due to the mismatch of the
delay stages and the periodicity of the SIL, ﬁxed spurs will result in the output
spectrum.
For the proposed technique, a 2-bit ΔΣ modulator together with an injec-
tion pulse position accumulator is used to determine the delay stage that will
be injected by Pin j. As an example, for RO with 8 phase edges, previous ac-
cumulator value of 4 will choose E4 as the previous delay edge for injection.
As current ΔΣ modulator output of 3 will be added to the previous accumulator
value of 4, it will result in an updated accumulator value of 7 and choose E7 as
the next delay stage for injection. This mechanism gives rise to a clock period
of (N+3/8)×TRO where TRO is the period of RO. A subsequent ΔΣ modulator
output of 2 added to the current accumulator value of 7 will result in an over-
ﬂow (7+2 = 9 > 8) and thus choose E1 (9 mod 8 = 1) as the next delay stage
for injection, which gives rise to a clock period of (N+2/8)×TRO. Therefore,
the ΔΣ modulator will randomly determine the clock period from [N×TRO] to
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Clock period, (N + i/8) x TRO
(N+1/8)TRONTRO




Fig. 4.3: Dynamic element matching analogy for the synthesized period.












where k and M, in this case, is equal to 1 and 8 respectively, K is the input
control word to the ΔΣ modulator and j is the bit-width of the ΔΣ modulator
input control word. M of 8 is used in the example shown in Fig. 4.2(c) because
of the fact that eight phase edges are engaged for the proposed ΔΣ injection. It
should be pointed out that the use of ΔΣ injection is to cater for the generation of
fractional output frequency. For integer mode, ﬁxed injection as shown in Fig.
4.2(a) would be used.
With this technique, the fractional frequency with very ﬁne resolution can
be achieved. In addition, the random injection also helps eliminate the period-
icity due to the delay stage mismatches in a similar manner as dynamic element
matching [81]. This is because a period of [N+ i/8]×TRO can be formed in dif-
ferent ways, i.e. by selecting E1 and E(1+i), ..., or E8 and E[(8+i) modulus 8].
Hence a group of time intervals can be chosen to represent a particular period
as shown in Fig. 4.3, which forms a band of the transfer function. This will
approximate a linear transfer characteristic on average over time. It should be
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noted that the resulting noise shaping is one order less than the ΔΣ modulator
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Fig. 4.4: Simpliﬁed ΔΣ-based injection locking with 4-PI mechanism.
PI is introduced so that it can further reduce the quantization noise for better
TX performance. It is desired to produce fractional phases which are a fraction
of two adjacent RO phase edges. As an example, a simpliﬁed ΔΣ-based injection
locking with 4-PI using 2-stage pseudo-differential RO is illustrated in Fig. 4.4.
A three-bit accumulator (Accum2) is employed to accumulate the 2-bit output
of the ΔΣmodulator. The least two signiﬁcant bits of the accumulator, S[1:0] are
used to select the phase interpolator outputs with value 0 to 3. They represent
REF time delay of 0, TRO/16, 2(TRO/16), and 3(TRO/16) respectively. When
Accum2 output exceeds three, an overﬂow signal (Ovf) will be assigned to high.
The Accum2 output is subtracted by four before added to the new value from
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ΔΣ modulator in the next clock cycle. The overﬂow of Accum2 will be added
with an offset value (AF) and sent to the injection pulse position accumulator to
shift Pin j to the neighboring delay cell. For simplicity, the timing diagram with
no AF added is shown in Fig. 4.4. The modulator output will randomly select
4-PI, and 4 RO phase edges such that on average, it results in a clock period that
falls between [(N + 1/16)×TRO] to [(N + 2/16)×TRO] with a fractional time
resolution of TRO/(16×2 j)
This behavior is analogous to ΔΣ-based injection locking of eight pseudo-
differential delay stages with 16 phase edges. With AF added, an additional
delay of (AF×TRO/4) is included in every clock period. A general ΔΣ-based
































































Fig. 4.5: System block diagram for proposed TX with the digital baseband.
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The TX system architecture is shown in Fig. 4.5. It supports multi-channel
BFSK and QPSK modulations with the proposed ΔΣ-based and sequential in-
jection locking mechanism. The raw data is ﬁrst sent to the digital baseband
with a media access control (MAC) layer implementation to form a data packet
with forward error correction. Duty cycling protocol can be applied to the TX
to reduce the power consumption. The data packet will then go through a digital
controller where the modulation type and the transmission channel can be cho-
sen. By implementing a 4-stage pseudo-differential RO, 8 phase-edges can be
produced. Eight pulse generators (PGs) are directly connected to different delay
stages with only one of the pulse generators activated during each injection.
The injection controller can operate either with or without the phase inter-
polator. Its operation will be described in details in the next section. Although
the phase quantization can be reduced by just increasing the number of RO
delay stages, it would incur signiﬁcant power penalty. For example, sixteen
pseudo-differential delay stages are needed to create 32 phase edges. In com-
parison, with the proposed phase interpolator, only four additional delay stages
(with each delay cells generating TRO/32 delays) are required between the two
neighboring RO phase edges to simulate 32 phase edges. This PI signiﬁcantly
reduces the delay stages needed and improves the energy efﬁciency. A digital
power ampliﬁer (DPA) is employed such that both phase and amplitude can be
controllable to perform BFSK or band-shaped QPSKmodulation. To ensure that
the RO’s free-running frequency falls within the injection locking range, SAR
algorithm is adopted for RO frequency calibration such that the FRO is closed to
the desired injection-locked frequency [9].
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Fig. 4.6: QPSK signal constellation.
4.3.1 Modulations
As QPSK modulation targets at tens of Mbps with a bandwidth of a few
MHz, a coarse fractional-N operation with better phase noise is preferred. Hence,
the SIL technique with its better phase noise characteristic is employed. The
QPSK modulation can be performed by selecting one of the four equally s-
paced in 90 degrees carrier signals to represent two bits of digital information
per symbol as illustrated in Fig. 4.6 constellation diagram. In order to suppress
the adjacent channel interference, a band-shaping root-raised cosine (RRC) ﬁl-
ter based on look-up table ROM (LUTROM) design is adopted [11]. The serial
data from the digital controller is ﬁrst converted to parallel I/Q data before being
sent to LUTROM to map to the pre-deﬁned amplitude and phase control values.
The values are then decoded and sent to the DPA. As the amplitude of signal
component is time varying, a 5-bit amplitude control per phase in the DPA is
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implemented such that multiple amplitude levels can be achieved for quadrature
phase outputs. Multi-channel selection can be performed by SIL where the k
value in equation (4.2) is determined by the frequency channel chosen. Here, k
value selection of 2, 4 or 6 is applied.
For BFSK modulation, its frequency can be expressed below [82].
fi(t) = fc+ΔF×m(t) (4.5)
where fc is the carrier frequency, ΔF is the frequency deviation, and m(t) [-
1, 1] is the digital modulation signal. In the proposed architecture, a direct-
modulated ΔΣ-based ILRO is proposed, where the ΔΣ modulator performs the
BFSK modulation by changing the fractional injected pulse position selection
over time. This design will eliminate the need of a baseband IQ modulator.
First of all, the information of frequency channel selection is sent to a look-
up-table (LUT). It consists of a various set of frequency control words (FCWs)
that are mapped to different frequency channels and BFSK data. The chosen
FCW is then sent to the ΔΣ modulator, which subsequently generates a 2-bit
control signal for the injection controller. Through ΔΣ-based injection locking
mechanism, the BFSK frequencies of (fc + ΔF) and (fc - ΔF) are generated.
Multi-channel transmission can be achieved by sending different sets of FCWs.
4.3.2 Duty Cycling
The operating sequence for the medical sensor transmission is illustrated
in Fig. 4.7. The period, Tready is the time given that the sensor data is ready
for transmission, and it is usually in a few ms range. As shown in the idle case,





TX ActiveLow Power Low Power
(a) Idle
TX ActiveLow Power Low PowerWake Up
(b) Conventional PLL-based transmitter architecture
TX Active
Wake-up mode : < 1 Ȟs
(c) Proposed transmitter architecture
Wake-up mode: 400~600 Ȟs
Low Power Low Power
Fig. 4.7: Operating sequence for medical sensor transmission.
while ”Low Power” is the sleep mode that most of the functional blocks are
powered down through power gating and clock gating. During sleep mode,
the sensor data is being collected into a speciﬁc payload with forward error
correction incorporated. In reality, there is a wake-up mode where the activation
of the functional blocks needs a ﬁnite wake-up time to recover from the sleep
mode. As an example, for the PLL-based TX architecture with narrow loop
bandwidth, the wake-up mode usually takes 400 to 600 μs to settle to the normal
operation [83]. With the data rate of hundreds of kb/s to tens of Mb/s, the wake-
up time can be a signiﬁcant overhead due to the short packet size and reduce the
TX energy efﬁciency.
In the proposed architecture, the wake-up time can be reduced to less than
1 μs. As the start-up time for the XO needs more than 1000 periodic cycles
[66], the Pierce oscillator is designed to be always powered on while consuming
negligible power. Therefore, during the low power mode, only the oscillator and
the digital functional block that are related to raw data interface will continue
79
functioning. Other digital blocks will be deactivated through clock gating, and
the rest of the TX blocks will be powered down through power gating using
sleep transistors. To shorten the wake-up time, the normal-voltage-threshold
transistor is used as a switch in power gating. Thus, with the additional beneﬁt
of injection locking technique, the measured total wake-up time for the duty-
cycling protocol is less than 0.8 μs.
4.4 Building Blocks

















































































Fig. 4.8: Proposed injection-locked synthesizer architecture with 4-stage pseudo-differential
ring oscillator.
As the proposed synthesizer is mainly employed for wireless biotelemetry
works in-vivo, the FRO variation due to implant’s environment (e.g. tempera-
ture) is negligible and usually within the injection locking range [5]. Therefore,
a FLL that commonly adopted for injection-locked synthesizer can be avoided.
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Fig. 4.8 illustrates the injection-locked synthesizer architecture. The RO design
is similar to [9] where pseudo-differential delay cell with mismatch ﬁltering
resistor technique is employed. The controller can perform ΔΣ-based and se-
quential ILRO for BFSK and QPSK modulation respectively with multi-channel
transmission capability.
All phases from the RO will ﬁrst be sent to a phase position identiﬁer to
identify the phase edge closest to REF and initialize a ring counter (RC) with
the desired ﬂip-ﬂop setting through RC L[7:0]. The RC is an 8-bit counter
(SEL[7:0]) with only one ‘1’ at any time (one-hot). The ‘1’ position will be
shifted depending on the input Shift Amt. For example, if Shift Amt is p, the
‘1’ position will be shifted to the right by p bit. Since RC remembered its
previous ‘1’ position and shifted accordingly based on the Shift Amt, it inher-
ently implements an accumulator function. The RC output, SEL[7:0] will then
de-multiplex PI out to one of the eight pulse generators (PGs). For the QPSK
modulation, the k value of 2, 4, or 6 will be assigned to the Shift Amt and Del1
will be selected as PI out. As each PG output is injected to different delay stage
of the RO, the sequential injection-locked synthesizer with coarse fractional fre-
quency (FSIL) is formed.
For BFSK modulation, if the PI is disabled, the ΔΣ modulator output will
be sent to RC directly to determine the number of right shift. This, in turn, will
activate the desired pulse generator which directly control the corresponding de-
lay stage within ILRO. The accumulator (Accum) will also be disabled with its
output reset to 0. Hence, the ﬁrst reference pulse (Del1) will always be chosen
to drive the PG. As illustrated in Fig. 4.9(a), the timing diagram without/with




































Fig. 4.9: Timing diagram without/with PI and pulse generator with the single-to-differential
converter.
tor output. Therefore, by changing FCW value, the ΔΣ-based injection-locked
synthesizer can achieve fractional Nth harmonic of the Fre f on average with
ﬁne tunable frequency resolution as deﬁned in equation (4.3). The iN[7:0] and
iP[7:0] are the differential pulse train signals that represent the output of each
pulse generator after passing through the single-to-differential converter (S/D)
as shown in Fig. 4.9(b). The width of the injection pulse train can be tuned
through the programmable delay inverter within the PG for the desired injec-
tion strength. To minimize any mismatch in delay between the differential pulse
train signals, two-stage cross-coupled inverters is implemented. When the PI is
activated, the phase interpolator will provide additional 4-PI between the two
neighboring delay edges within the ILRO. This PI will lower the phase noise by
12dB. The ΔΣ modulator output is now sent to the Accum instead of RC, and
only the overﬂow (Ovf) will be sent to the RC directly. From equation (4.4),
the output frequency now becomes [N+o f f set/8+1/32+K/(32×2 j)]×Fre f ,
where the offset is introduced to cover a different segment of the delay edges.

































(a) Digitally controlled current source (DCCS)
(b) Ring oscillator delay cell
DCCS
Fig. 4.10: Detail schematic of (a) digitally controlled current source (DCCS). (b) ring oscillator
delay cell.
4.4.2 Ring Oscillator Delay Cell
For RO, each of the delay cells will provide RC propagation delay such
that in a closed loop ring conﬁguration, the free-running frequency can be de-
termined. The ﬁne RC delay tuning of the delay cell become important in ILRO
as the difference of FRO, and the desired injection locked frequency will result
in spurious tones. By considering the trade-off between energy efﬁciency and
linearity of RC delay tuning, a hybrid solution is proposed.
The schematic of a digitally controlled current source (DCCS) and RO de-
lay cell are shown in Fig. 4.10. The DCCS which consists of the 4-bit digital
programmable current source is employed to provide discrete voltage values
to a 7-bit current DAC in the delay cell. As shown in Fig. 4.10(b), M1-M4























Fig. 4.11: Simulation result of RO frequency with digital control word
differential RO delay stages. The differential injection pulse train is converted
to the current domain through M5-M8 before being injected into the RO out-
puts. From the simulation result in Fig. 4.11, it shows that the RO frequency













(a) Multiple Taps Chain (b) Single Chain
Td Td
Td Td Td Td Td Td
Fig. 4.12: Types of the phase interpolator.
A conventional technique for PI is to mix two adjacent phase edges from
the multi-phase generator or ring oscillator by changing the rising or falling edge
of the resulted signal. The phase edge can be tuned through digitally controlled
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current or voltage on the interpolator.
A digitally programmable delay element is adopted for the phase interpo-
lator. The propagation delay of 1/32×TRO can be achieved through calibration
which will be described in the next section. Fig. 4.12 shows two types of
the phase interpolator. Multiple tap chains have been reported in [84] for PI.
Although it provides better phase matching, it needs two times the number of
delay elements which comes with a large area and power consumption trade-off.
Thus, in the proposed phase interpolator, single delay chain type is chosen. For
the delay element, a buffer with two cascaded inverters is selected for the imple-
mentation. It is because the delay element with an inverter suffers from uneven
propagation delay due to the rising and falling time mismatch and unbalanced
metastability issue in ﬂip-ﬂop [85]. The propagation delay tuning technique is
similar to the RO delay cell where DCCS and DAC are employed.
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Fig. 4.13: Time calibration for PI (a) Block diagram. (b) Schematic of time ampliﬁer. (c) Timing
diagram.
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To achieve accurate fractional PI of 1/32×TRO, a delay cell calibration is
needed. One popular method for delay cell calibration is to incorporate the de-
lay cell within a RO structure and estimate the FRO through a simple counter.
Though simple, such technique will lead to a long calibration time if the frac-
tional delay accuracy in the range of a few ps is needed. In this work, we adopt
a direct phase comparison to achieve the desired phase calibration.
As shown in Fig. 4.13(a), the two neighboring phase edges, RON and
RON+1, are input to the calibration block. Signal alignment block will capture
their phase edges and lower down their frequency to that of REF for subsequent
processing (RN , RN+1). The RN will then go through 4 delay cells (TD1-TD4)
and compared with the RN+1 which did not go through the additional 4 delay
cells. If the TD1 to TD4 are calibrated correctly with the desired fractional de-
lay, we would expect the rising edge of delayed RN (Dstart) to be aligned to the
rising edge of the delayed RN+1 (Sstop). The Dstart and Sstop signals are used
by the following arbiter to determine the status of the phase comparison (Csdet
and Fsdet). These status signals would be used to adjust the corresponding delay
cells.
The calibration cycle can be described as follows with its corresponding
timing diagram shown in Fig. 4.13(c). Initially, the delay cells are set to the
largest delay setting and cause the Sstop to lead Dstart . The resulting Csdet will
be low, indicating that the coarse phase error is large, and the delay cell setting
needs to be reduced. Once the Sstop rising edge is in the close proximity of
the Dstart , the arbiter will cause the Csdet to go high, and the ﬁne calibration
phase can kick in. Timing ampliﬁer is employed here to amplify the small time
























Fig. 4.14: Simulation result of time calibration
edges of Dstart and Sstop are closed to each other, the SR latch will be in a
metastable state. The regeneration through positive feedback will take a longer
time to accomplish. The two inverters right after Dstart and Sstop are added to
provide timing offset (To f f ) such that the gain and linear range of the timing






where C is the output capacitance of the NAND gate, and gm is the transconduc-
tance of the NAND gate in the metastable state. The signals with the ampliﬁed
timing difference (TS and TD), will then be sent to another arbiter. Similarly, if
TS leads TD, the Fsdet will be set low to indicate the needs to reduce the delay.
Once TS lagging TD is detected, both the Csdet and Fsdet will be set high to
indicate the completion of the calibration cycle. A simple comparator similar to
[86] is used as arbiter, which output will determine whether one of its input is
lagging or leading its other input. The simulation result for the time calibration
is shown in Fig. 4.14 where the 7 least signiﬁcant bits of the delay control word
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(DCW) is using SAR algorithm. The time window is set to be 10 μs so that it
has sufﬁcient settling time for the DAC switching in the buffers. The calibration
will take at most 23 cycles or 230 μs to obtain the desired propagation delay.
As mentioned earlier, the key function of signal alignment block is to
capture the neighboring phase edges (RON and RON+1) and only perform the
comparison approximately every reference period. The signal alignment block
mainly consists of two ﬂip-ﬂops which capture the REF clock on the rising edge
and falling edge of the phase edges (RON and RON+1). The two ﬂip-ﬂops out-
put is then used to regenerate a clock (RN and RN+1) with lower frequency for















Fig. 4.15: Programmable second order 2-bit ΔΣ modulator with dithering
The ΔΣ modulator is implemented as single-loop second-order with 2-bit
output as shown in Fig. 4.15 [88]. The two-bit quantizer is chosen instead of
1-bit because wider output range can be covered through the FCW. In addition,
the in-band quantization noise can be further suppressed without increasing the
oversampling ratio. To reduce the formation of repeating bit pattern that will
cause the spurious tones, a 25-bit pseudo-random sequence generator is adopted
for dithering. With the PI, by choosing 10-bit of FCW and Fre f of 44 MHz as
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×Fre f ∼= 1.3kHz (4.7)
For the digital power ampliﬁer design, the architecture is similar to Chapter
3. The four quadrature phases from ILRO and 5-bit amplitude per phase can be
digitally controlled through the decoder to perform BFSK and band-shaped QP-
SK modulations. The combination of NMOS and PMOS branches is to reduce
the DC output offset current so that the close-in clock spur around the output
spectrum can be reduced.
































Fig. 4.16: Phase noise model for ΔΣ-based injection locking TX without PI.
The output noise in power spectrum density (PSD) of the proposed TX is
mainly affected by the phase noise of the injection-locked fractional-N synthe-
sizer. By employing ΔΣ modulator to randomize the injection position pulse
selection in BFSK modulation, it introduces additional phase quantization noise
to the system. In this section, a phase noise modeling for the proposed TX
will be presented. In addition, the phase noise for an injection locking loop
bandwidth selection will be analyzed. Lastly, analysis of phase noise and EVM
performance due to the PI delay mismatch issue will be shown.
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Fig. 4.17: Pulsed ILRO transfer functions.
4.5.1 Phase Noise Modeling for the Proposed TX
Fig. 4.16 illustrates a phase noise model for the ΔΣ-based injection locking
TX without using PI. There are three key noise sources in the system: the ref-
erence clock signal noise (SREF ), the RO’s free-running phase noise (SRO), and
the ΔΣ modulator quantization noise (SΔΣM). As described in Chapter 2.6, the
pulsed ILRO phase noise can be modeled as
SILRO( f ) = SREF( f ) ·HUP( f )+SRO( f ) ·HINJ( f ) (4.8)
The two noise transfer functions can be expressed as [38]:
HUP( f ) =
Nβ
1+(β −1)e(− j2π f/Fre f ) e




Fig. 4.18: Phase noise spectrum for TX with/without PI.
HINJ( f ) = 1− β
1+(β −1)e(− j2π f/Fre f ) e
(− jπ f/Fre f ) sin(π f/Fre f )
π f/Fre f
(4.10)
where β is the realignment strength with β = 1 represents perfect phase align-
ment and β = 0 represents no phase alignment. The characteristic transfer func-
tions of HUP(f) and HINJ(f) with β values of 0.6, 0.8, and 1.0 respectively are
illustrated in Fig. 4.17. It should be highlighted that the cut-off frequency of
the ﬁltering characteristic is decreased with the β value. This cut-off frequen-
cy is normally interpreted as injection locking loop bandwidth (fLBW ). Also, as
presented in Chapter 2.3, the injection strength can be varied with the injection
pulse width.
Due to the introduction of the ΔΣ modulator, the SΔΣM will be added to
the SREF before being subjected to the low-pass ﬁltering action of HUP(s). The
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quantization noise is determined by the quantized phase step and the ΔΣ mod-
ulator. Due to the phase accumulation, the actual noise shaping order will be 1
order less than the order of the ΔΣmodulator. Hence for the 2nd order ΔΣmodu-
lator deployed here, the expected low-frequency phase noise will be shaped with
a 20dB/decade slope. The resulting noise transfer function is shown as [4, 89]:





















where frequency step, Δf = (Fre f - Fre f /(1 + 1/8)) = Fre f /9 [4]. Fig. 4.18 shows
the representative calculated power spectrum density plot of the ΔΣ-based in-
jection locking TX with/without PI. As the two-bit quantizer is able to produce
four difference clock periods, to reduce the locking range that may cause the
injection locking to fail, the FRO is set such that the maximum frequency dif-
ference between the FRO and the four possible clock periods is 0.5×(3/8)×Fre f .
Therefore the β in the simulation is chosen to be 0.8. The off-chip LC resonator
employed in the matching network with its inherent band-pass ﬁlter character-
istic can provide further suppression at higher frequency offset. With 4-PI, the
quantized phase in (4.12) can be reduced by 4 times, which results in 12 dB
phase noise improvement.
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4.5.2 Design consideration on phase noise for injection lock-
ing
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Fig. 4.19: ΔΣ-based ILRO phase noise with β .
As shown earlier, realignment strength, β , plays an important role in de-
termining fLBW . As shown in Fig. 4.17, at β = 1, fLBW at half of the injection
frequency can be obtained. With reduced β of 0.8 and 0.6, fLBW of 11 MHz
and 6.4 MHz can be obtained accordingly, which is determined by (4.9) and
(4.10). At high frequency offset, there are two critical noise components. First-
ly, the shaped high frequency noise due to the ΔΣ modulator, which needs to be
suppressed earlier with lower fLBW . On the other hand, poorer RO phase noise
favors the larger fLBW such that the in-band phase noise at lower frequency off-
set can be reduced. This is clearly illustrated in the phase noise plot of Fig. 4.19
where different β , and thus fLBW are used. As shown, with lower β , in-band
noise is elevated due to the higher gain of HUP(s). At the same time, it helps
suppress the phase noise at the higher frequency offset due to the earlier sup-
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pression of the shaped high frequency noise from ΔΣ modulator. On the other
hand, larger β reduces the in-band noise whereas there is larger phase noise at
higher frequency offset due to the modulator. In this design, β = 0.8 is chosen
to achieve reasonable trade-off between in-band phase noise and high frequency
offset phase noise.
4.5.3 Effect of delay mismatch on the phase noise and EVM
ࢥ0+Ǽࢥ0 ࢥ1+Ǽࢥ1 ࢥ2+Ǽࢥ2 ࢥ3+Ǽࢥ3
ࢥ4+Ǽࢥ4 ࢥ5+Ǽࢥ5 ࢥ6+Ǽࢥ6 ࢥ7+Ǽࢥ7
Fig. 4.20: RO delay cells with random phase error.
The proposed architecture relies heavily on delay cells, such as pseudo-
delay cell for RO, and the delay cell for PI. The mismatch of these delay cells
could impact the overall performance of the system and require a closer exam-
ination. In general, there would be two different types of mismatches arises
from these delay cells. The ﬁrst type is the random delay cell mismatch due to
process variation and layout parasitic as shown in Fig. 4.20. As illustrated, for
RO with 4 delay stages, it would generate 8 phases with slight mismatch. Each
phase edge could be either slightly earlier or late than the desired nominal phase
edge due to the nature of random mismatch. This in turns gives rise to phase
non-linearity, which could impact the system performance.
Fortunately, the proposed architecture provides a way to randomize such
non-linearity. It should be noted that the ΔΣ modulator is employed to random-






Phase edge with random error
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Fig. 4.21: Actual period for RO delay cells selection with random mismatch.
edge and the previous phase edge. Hence, there are 8 different ways to create an
interval of (N+1/8)TRO. For example, either (φ0, φ1), (φ1, φ2), · · · , or (φ7,φ0) can
be chosen as the previous and current phase edges to generate (N+1/8+Δφ0)TRO,
(N+1/8+Δφ1)TRO, · · · , (N+1/8+Δφ7)TRO. As the ΔΣ modulator randomizes the
interval, it also randomizes the previous phase edges. Hence, we can conclude
that 8 slightly different (N+1/8)TRO would be randomly selected which will for-
m a group of selection as shown in Fig. 4.21. Same argument is applicable for
other interval such as (N+2/8)TRO and etc. Hence, the interval selection is very
similar to the dynamic element matching method in DAC design. To represent
one interval, 8 different interval representations can be randomly picked. On av-
erage, this will form a linear characteristic which destroy the phase non-linearity
originally observed in the ring oscillator phase edges.
The second type of the mismatch is mainly due to the calibration error for
the PI. As described earlier, the two phase edges (RN and RN+1) are chosen to
form TRO/8 for the calibration of the delay cell within PI. When DEL1∼DEL4
are calibrated correctly, they should correspond to 0, TRO/32, 2TRO/32, 3TRO/32.
Due to the ﬁnite digital control and accuracy in the calibration loop, there could
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Fig. 4.23: Matlab model for systematic and random delay cells mismatch for RO and phase
interpolator.
having 0, TRO/32+ΔT, 2TRO/32+2ΔT, 3TRO/32+3ΔT, where ΔT could be either
positive or negative. The mismatch here is quite different from the ﬁrst type as
it exhibits deterministic pattern due to the miscalibration as shown in Fig. 4.22.
Similarly, we are interested in the instantaneous time interval that is formed
between the previous and current phase edges rather than the phase edge itself.
To study the impact of these two types of mismatches, a MATLAB model
is constructed as shown in Fig. 4.23. Firstly, the control word will go through
a 2nd order ΔΣ modulator to generate the corresponding output. Given that the
modulator output determines the instantaneous oscillator interval, the ΔΣ mod-
ulator output is send to an accumulator to determine its current phase edge for
the PI control (0, TRO/32, 2TRO/32, 3TRO/32). Any overﬂow will be passed to
another accumulator to determine the RO phase edge (0, TRO/8, · · · , 7TRO/8).















































RO delay cells random mismatch (%) 
Fig. 4.25: Normalized phase noise vs RO delay cells mismatch.
of TRO/32, covering from 0 to 31TRO/32. To determine the instantaneous os-
cillator time interval, the difference between current and previous phase edge
will be determined subsequently. The two types of phase mismatches can be
easily incorporated into the phase edge selection, i.e. (0+Δφ0, TRO/8+Δφ1, · · · ,
7TRO/8+Δφ7) and (0, TRO/32+ΔT, · · · , 3TRO/32+3ΔT). It should be noted that
the model can only capture the non-linearity effect of the instantaneous oscilla-
tor interval. It did not model the actual injection locking behavior. Nevertheless,















































PI delay cells systematic error (ps) 
Fig. 4.27: Normalized phase noise vs PI delay cells mismatch.
ter that mainly provides 1st order PLL behavior on the resulting instantaneous
oscillator interval.
The result is shown in Fig. 4.24, 4.25, 4.26 and 4.27. As illustrated, with
the ﬁrst type of mismatch, there is a raise in phase noise ﬂoor when the delay
cell mismatch is more than 1%. Similarly with the 2nd type of mismatch, we
can tolerate inaccurate calibration up to 10ps before normalized phase noise of
1.35% increased is observed. With 5% of RO random mismatch and PI delay
cells of 5ps offset error, the normalized phase noise is increased by 2.85%. From
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the simulation, we can also obtain the peak frequency error ΔFerr. Given that
the FSK modulation has frequency deviation of 272.17 kHz, the resulting peak




Fig. 4.28: Die micrograph.
The proposed TX was implemented in 130 nm standard CMOS technology
with an active area of 0.643 mm2 as shown in Fig. 4.28. With Quad Flat No-lead
(QFN) packaging, the chip consumes a total of 4.08 mA. For the measured phase
noise, SIL is less than -100 dBc at 1 MHz as illustrated in Fig. 4.29. The in-band
phase noise of ΔΣ-based ILRO achieves around -90 dBc, which is sufﬁcient for
BFSK modulation. Besides, the ΔΣ-based ILRO exhibits 1st order noise shaping
as expected. At around 20 MHz, the injection locking reaches its locking range
limit, and the high-frequency shaped noise gets ﬁltered. In addition, when PI
is activated, smaller high-frequency noise is observed due to the smaller phase
quantization. It should be noted that the in-band phase noise for the ΔΣ-based
ILRO measurement result is about 10 dB worse than simulation result in Fig.
99
0DUNHU	VHTXHQWLDO,/520DUNHU	ǻȈ-EDVHG,/52ZR3,0DUNHU	ǻȈ-based ILRO with PI 
ǻȈ-based ILRO w/o PI 
ǻȈ-based ILRO with PI 
Sequential ILRO 
Fig. 4.29: Measured phase noise for sequential ILRO, -based ILRO with and without PI.
4.18. In simulation, ideal reference is used which exhibits better phase noise.
In actual implementation, the reference oscillator phase noise performance is
limited by the power supplied to the crystal oscillator. In [9], we have shown
that the overall phase noise for injection locking transmitter can be improved by
7 dB by pumping more current to the crystal oscillator.
Fig. 4.30 demonstrates that by changing the LSB of FCW, the achievable
tunable frequency resolution is 1.3 kHz which is similar to the conventional
fractional-N synthesizer. Fig. 4.31 illustrates the BFSK and QPSK modula-
tions with 3-channel measured output spectrum and EVM results respectively.
The fLBW of the output transmission signal for both the modulations is similar
to the value observed in Fig. 4.29, which is around 17.6 MHz. For the BF-
SK modulation, each channel can support up to 550 kbps without violating the
spectral mask in MICS/MedRadio band. With frequency deviation of 272 kHz,
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Fig. 4.30: Measured output spectrum of frequency resolution with ΔΣ-based ILRO.
the measured EVM of the BFSK modulation is less than 4.4%. For the QPSK
modulation, with band-shaping technique, the output spectrum achieves ACPR
of around -26 dBc. The measured EVM for the QPSK modulation is less than
4.9% at a data rate of 11 Mbps. It should be noted that the PI is disabled in
the QPSK modulation to avoid unnecessary power consumption and noise jitter
added to the transmission signal. In this project implementation, the data clock
is derived directly with the on-chip XO of 44 MHz which limits the maximum
achievable data rate. The proposed architecture should be able to support BFSK
data rate beyond Mbps and QPSK data rate beyond 20Mbps as proven by other
ILRO based architecture [74]. The power breakdown for each of the sub-blocks
is shown in Fig. 4.32.
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Fig. 4.31: Measured output spectrum of three adjacent channels and EVM results for BFSK and






Fig. 4.32: Power consumption breakdown (in mW).
102
 0DUNHU	ǻȈ-based ILRO with PI; Marker 1&2: with smaller LBW 
     (a) 
  (b)      (c) 
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Fig. 4.33: (a) Measured phase noise of ΔΣ-based ILRO with PI of various loop bandwidth
(LBW) (b) Measured timing waveform of larger LBW (c) Measured timing waveform of smaller
LBW.
Various injection strength can be obtained by tuning the width of the injec-
tion Pin j [27], which also varies the fLBW . For the ΔΣ-based ILRO, by reducing
the fLBW from 15 MHz to 4 MHz, the noise shaping due to quantization noise
can be reduced at high frequency, thus resulted in less jitter in the time domain
waveform as demonstrated in Fig. 4.33. It can be observed that there is around
10 dB difference at high frequency offset for both the measurements. At high
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Fig. 4.34: Measured wake-up time of the TX from sleep mode to data transmission mode.
frequency offset, two noise components, i.e. high frequency shaped noise from
the modulator and the RO phase noise, dominate. By reducing the fLBW , the
high frequency shaped noise from the modulator get suppressed earlier, which
result in the observed 10 dB difference at high frequency offset.
In Fig. 4.34, the measured TX wake-up time from sleep mode to data
transmission mode (EN TX from low to high) is around 0.8 μs. By applying
clock gating in the digital block and power gating in the TX sub-blocks, the
wake-up time is mainly due to the propagation delay of EN TX driven by the
pre-buffer, and the parasitic gate capacitance of power switches. In addition,
with the injection locking technique applied, the wake-up time of the proposed
TX is 500 times better than the PLL-based TX [83]. The TX duty cycling ratio
versus its power consumption has been measured by controlling the EN TX
signal as shown in Fig. 4.35. This information is important as the percentage of






















Fig. 4.35: Measured average power consumption TX with duty cycling protocol.
The proposed TX performance is also benchmarked with others in Table
4.1. The older technology employed and the incorporation of full MAC layer
and data buffer account for its slightly larger area and higher power than others.
Nevertheless, the achieved FOM of 7.4 in this work is much better than others
except for [90] and [74] in the table. The former high FOM is mainly due to
its higher output power of 4.7 dBm. Although the latter achieves the best FOM,
the adopted LC oscillator based QPSK modulation requires phase calibration
which is not included in the implementation. Most reported works are based
on PLL, which has slow settling time due to the ﬁnite loop bandwidth. Our
work has demonstrated an alternative way of achieve fast frequency tuning with
comparable frequency resolution. This allows more aggressive duty cycling to
achieve power saving. It should also be pointed out that the measured data rate
is currently limited by the on-chip data clock.
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4.7 Chapter Summary
This chapter presents a 130 nm CMOS multi-channel BFSK/QPSK TX by
using sequential or ΔΣ-based injection locking technique. The proposed ΔΣ-
based injection locking together with the PI implementation can achieve ﬁne
frequency tuning of 1.3 kHz resolution and reduce the phase noise by 12 d-
B. The TX achieves 550 kbps for the BFSK modulation and 11 Mbps for the
band-shaped QPSK modulation with EVM of 4.4% and 4.9% respectively. By
applying the injection locking mechanism, the wake-up time of 0.8 μs can be
achieved. It is around 500 times better than PLL-based TX. Consuming 4.08
mW under a 1 V supply, the TX achieves an energy efﬁciency of 370 pJ/bit.
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Table 4.1: Performance Comparison











Selection Yes Yes Yes No Yes Yes
Dig.
Baseband Yes Yes No No No Yes









VDD (V) 1.55 1.0/2.5 1.0 1.0 0.9 1.0
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6.1++ 4.73++ 3.06++ 0.04 0.23 0.643∗
FOM# (nJ/
(bit·mW)) 1.49 253.7 25.4 22.6 0.7 7.4
∗∗
∗ include digital baseband with data buffer memory. ∗∗limited by on-chip data clock implemen-




In conclusion, a few techniques have been proposed and implemented for
injection-locked-based TX architecture to support multi-channel transmission,
interface with neural signal processor or analog front-end medical sensors, and
perform BFSK/QPSK modulation. The motivation of this research is to in-
vestigate multiple new injection-locking techniques such that energy efﬁcient,
spectral efﬁcient and reconﬁgurable TX with multi-channel capabilities can be
adapted for biomedical applications.
The sequential injection-locking technique has been studied and employed
in the ﬁrst project such that dual-channel transmission can be performed. From
the measurement results, it shows that subharmonic and sequential ILRO tech-
niques have similar performance in term of phase noise. Crystal frequency
pulling technique has been adopted for BFSK modulation. A reconﬁgurable
TX that can perform either BFSK or QPSK modulation is implemented to cater
for different data rate requirement.
A new injection-locking technique based on ΔΣ-based injection-locking
mechanism is proposed for BFSK modulation such that the TX can support
multi-channel transmission and support wider frequency deviation. In addition,
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phase interpolation with time calibration is employed to reduce the quantization
noise by 12 dB. For QPSK modulation, the sequential injection-locking mech-
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